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Abstract
With the increasing complexity of IP designs, verification has become quite popular yet is still
a significant challenge for a verification engineer. A proper verification environment can bring
out bugs that one may never expect in the design. On the contrary, a poorly designed verifica-
tion environment could give false information about the functioning of the design and bugs may
appear on the consumer’s end. Hence, the verification industry is continually looking for more
efficient verification methodologies. This paper describes one such efficient methodology im-
plemented on an Inter-Integrated Circuit (I2C) system. I2C packs in itself the powerful features
of the Serial Peripheral Interface (SPI) and the universal asynchronous receiver-transmitter
(UART), but is comparatively more efficient and uses less hardware for implementation. Also,
it can establish secure communication between multiple masters and multiple slaves with min-
imal wiring. In this project, from a design perspective, the master is a hardware block, and
the slave is a verification IP. The methodology used for verification is based on the Universal
Verification Methodology (UVM), a class library written in the SystemVerilog language. The
paper describes how the verification of an I2C system uses the powerful tools of UVM. The
master core has been successfully verified and the coverage goals are met. The effort has been
documented in this paper in detail.
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Chapter 1
Introduction
Back when fabrication of devices with dimensions in microns was a wonder, designs were not
as intricate, and the prime focus was on design more than verification. However, now, with
rapid advancement in technology scaling, verification has become more of a challenge. As the
designs became smaller, more space became available on the chip, and it gave the designer a
chance to add new features and capabilities to the design. As a result, many sensors were built
right onto the chip instead of connecting it with external sensors.
With these new possibilities in technology and more complex designs, a straightforward
verification plan of toggling a few pins and observing the output no longer works. Each design
has so many pins connected to it that the connections alone take up multiple lines of code
and it is a misuse of time and intelligence to keep all the verification related code in one file
and navigate through it. A layered test-bench helps to maintain modular code such that all
the wiring is in one file, the input stimulus in one and so forth. This way, when a verification
engineer needs to add new features to the verification environment, navigation through all the
files is not needed, and change in the code of one file causes little/no change in other files.
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Thus it helps in maintainability of the code.
This paper discusses one such efficient and re-usable verification environment applied to
an Inter-Integrated Circuit (I2C) system with a Master as hardware and slave as a verification
IP. The environment uses the useful features of Universal Verification Methodology (UVM)
such as sequences, transaction level modeling, object-oriented programming, advanced data
types, and functional coverage to verify the system thoroughly. The sections below describe
the motivation, research goals and the organization of this paper.
1.1 Research Goals
The primary intent of setting up this verification environment is to research and implement
a self-checking, constrained random, layered test-bench using the UVM framework and to
observe its effectiveness. Shown below is a summary of the leading research goals:
• To understand the I2C protocol and integrate the master core with multiple slave VIPs
to validate it.
• To observe the effectiveness of a self-checking test-bench and a random sequence gen-
erator through functional coverage and assertions.
• To come up with an effective verification methodology that is applicable not only to
I2C, but could also easily be applied to other communication protocols. More on this is
discussed in the following chapters.
1.2 Contributions
The significant contributions to the projected are listed below.:
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1. For I2C master hardware, an accompanying I2C slave is modeled as a Verification IP in
UVM.
2. The master core was integrated with multiple slaves with each having a unique address.
3. The master-slave is verified using a self-checking test-bench written in UVM using sev-
eral standard UVM components like the driver, monitor, sequencer, scoreboard, and so
forth.
4. Wherever required, the repetitive code is generated using scripting.
5. The effectiveness of the random sequences and the test-plan is measured using functional
coverage metrics such as cover-groups and assertions.
6. The obtained information is analyzed and is presented using graphs and charts.
1.3 Organization
The structure of the thesis is as follows:
• Chapter 2: This chapter discusses about the UVM methodology using references to
journals/articles wherever required. It also discusses how it helped verify large, complex
systems in several projects.
• Chapter 3: This chapter explains about the typical verification components in a UVM
framework, their importance and hierarchy.
• Chapter 4: The chapter goes deeper into the I2C protocol with a brief history, details on
the functioning of an I2C system.
• Chapter 5: This chapter explains the proposed verification architecture.
1.3 Organization 4
• Chapter 6: This chapter goes over the test plan and implementation details of verification
components.
• Chapter 7: This chapter discusses about the obtained results in detail and the drawn
observations from the recorded results.
• Chapter 8: This chapter outlines the conclusion of the study and possible ways of ex-
tending it.
Chapter 2
Bibliographical Research
2.1 A brief history of Verification
Functional verification is given the most time and effort starting from the design’s architecture
planning to its tape out. Since it has such enormous importance in the design cycle, it became
essential to empower the verification engineers with more advanced verification strategies,
and thus SystemVerilog was developed. However, it is not just SystemVerilog or UVM that
the verification engineers use. Below is the list of resources used in the Design verification
phase of designs in the Industry[1]:
• OVM (Open Verification Methodology) / Verification Methodology Manual (VMM) /
UVM
• UPF (Unified Power Format) verification
• AMS (Analog/Mixed Signal) verification
• SVA (SystemVerilog Assertions)
• CDV (Coverage-driven Verification)
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• Static Formal Verification
• LEC (Logic Equivalency Check)
• Electronic system level (ESL) - A virtual platform for developing reference models in
software
• Hardware-Software (HW-SW) co-verification
• Emulation
With technology scaling, the design complexity is rapidly growing, and the pressure falls very
much on the verification engineer to analyze and ensure that the design performs its functions
well and strictly adheres to the design specification. It is crucial to extensively validate a design
Pre-Silicon so that the Post-Silicon succeeds in the first pass.
2.2 Design and Verification Challenges
The biggest challenge in the Industry is the short time between the design phase and the deliv-
ery of a working silicon chip to the customer. Around 40-50% of the total project resources are
utilized in verifying the design. This fact alone is enough to give a numerical analysis of the
impact of verification. At the same time, even with technology scaling, the designs and their
complexities are improving drastically thus making it harder to verify them in such a short
time under stringent constraints.
A few years ago, more than 50% of the chips needed a re-spin due to functional bugs.
Even though these designs are tested before taping out, a majority of them were not thoroughly
tested. It became essential to know thus when the verification is complete, and this gave rise
to the concept of coverage in SystemVerilog.
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URM
AVM
Cadence
Mentor
OVM
VMM
Synopsys
UVM
Accelera
Figure 2.1: Evolution of Verification Methodologies
2.3 Verification Methodologies
Verification methodologies were introduced to ease the verification effort for large designs by
developing modular and reusable environments[5]. OVM was first released in the year 2008
and is an enhanced library adapted from URM (Universal Reuse Methodology) and AVM
(Advanced Verification Methodology)[6]. Based on the OVM library and addition of helpful
features from VMM, a new library to support the growing verification needs, was developed
by Accelera and came to be known as the Universal Verification Methodology(UVM). The
Fig.2.1 summarizes the evolution of UVM precisely.
2.3 Verification Methodologies 8
SPECIFICATIONS
TEST PLAN & 
TESTBENCH 
ASSERTIONS 
COVERGROUPS 
(plan, design) 
LOGIC DESIGN 
SIMULATION
ENHANCE DV 
LOGIC 
(Coverage) 
UPDATE
COVERAGE 
PLAN
UPDATE 
ASSERTIONS 
PLAN 
DEBUG DESIGN 
LOGIC 
(Assertions) 
FREEZE LOGIC
Coverage  
goals 
met? 
Assertion 
failures? 
YES NO
NO YES
Figure 2.2: Coverage and Assertion driver verification methodology[1]
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2.4 Functional Coverage and Assertions
2.4.1 Different coverage metrics
2.4.1.1 Code Coverage
Code coverage is a measure of the extent to which the design code has been exercised using
the test bench. However, it does not provide information on whether the design intent has
been exercised or not. Code coverage includes the coverage on expressions, toggle of pins and
finite state machines. This coverage is tool specific and is generated automatically alongside
functional coverage[7].
2.4.1.2 Functional Coverage
Functional coverage provides an analysis of whether the design follows its functional specifi-
cation and if there are any deviations from the specification. Assertions also could be used to
contribute toward functional coverage metrics. Similar to asserting them, the ’cover’ keyword
can be used for this purpose[3, 8].
2.4.2 Assertions
SVA is one of the most crucial components of the language and finds extensive use in design
verification. Its use has become so widespread that many small-medium sized IPs are being
verified using this concept alone. It is a language in itself, and it helps to check the corner
cases in the design with minimal logic.
To start with, an assertion is simply a check in the design specification that should be true in
all conditions. If the check does not hold even once, the assertion fails and reports the same to
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the validator. Though there are numerous advantages of using SVA over standard SystemVer-
ilog checks, the biggest of all is that SVA is very user friendly and is readable[9][10]. The
methods used in SVA have names which are very true to their function thus making the code
self-explanatory. Assertions can also be made part of the design as they are synthesizable.
Following are a few examples of the type of assertions that could be used in the design and
verification environment.
• RTL assertions to check the intent of the design.
• Block interface assertions for protocol verification and to check the presence of any
illegal combinations of ports.
• Chip functionality assertions to check the intent of the block at SoC level.
• Performance implication assertions to check the performance deliverables[1].
2.4.2.1 Immediate Assertions
Immediate assertions are non-temporal and are executed just like statements in a procedural
block. They could be compared to an if-else statement but are written with fewer lines of
code[11].
2.4.2.2 Concurrent assertions
Concurrent assertions are temporal and are generally used for sophisticated checks that span
over multiple clock cycles[12]. They are written using combinations of boolean expressions,
sequences, and properties. The ’sequence’ of a concurrent assertion is very different from
the sequence of UVM test bench, and the prior is just a combination of multiple boolean
expressions. A group of these sequences can be written as properties and properties can be
’asserted’ or ’covered’ as desired.
Chapter 3
UVM Verification Hierarchy
UVM is a class library based on transaction-level modeling and all the verification components
communicate via transactions. In any ideal UVM test-bench, the hierarchy is made up of the
following components.
1. UVM Test-bench
2. UVM Test
3. UVM Environment
3.1 UVM Environment
A top-level UVM environment encompasses agent and scoreboard components and most often,
other environments in its hierarchy[13]. It groups several of the critical components of the test
bench so that they could easily be configured at one place in any stage if needed. It can have
multiple agents for different interfaces and multiple scoreboards for checks on the different
type of data transactions. This way, the environment can enable/disable different verification
components for specific tasks all in one place.
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3.1.1 UVM Agent
A UVM agent comprises of the sequencer, driver and the monitor of an interface. Multiple
agents could be used to drive multiple interfaces, and they are all connected to the test-bench
through the environment component. A UVM agent could be active or passive. Active agents
include a driver and have the ability to drive signals, but passive agents only have the monitor
and cannot drive pins. Even though a passive agent consists of the monitor only, it is vital
to maintaining the level of abstraction that UVM promises and to maintain its structure by
having all agents in the environment and not sub-components like monitors by themselves. By
default, the agent is considered active, but this could be changed using the set() method of the
UVM configuration database.
3.1.1.1 UVM sequence item
A UVM sequence item is the most fundamental component of the UVM hierarchy[14, 15].
It is a transaction that contains data items, methods, and may also contain the constraints
imposed on them. A sequence item is the smallest transaction that can happen in a verification
environment.
3.1.1.2 UVM sequence
A UVM sequence is a collection of transactions, also called the sequence items. A sequence
gives us the ability to use the sequence item as per our requirements and to use as many
sequence items as we want. The main job of a sequence is to generate transactions and pass
them to the sequencer.
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3.1.1.3 UVM sequencer
A sequencer acts as a medium between the sequence items and the driver to control the flow of
transactions from multiple sequences. A TLM interface enables communication between the
driver and the sequencer.
3.1.1.4 UVM driver
A driver converts the transactions received from the sequencer into pin level activity on the
DUT. To do so, it uses methods such as- get_next_item(), try_next_item(), item_done(), put().
It extends from uvm_driver which inherits from uvm_components. The driver class is gener-
ally parameterized with the type of request and response sequence items.
3.1.1.5 UVM Monitor
A UVM monitor looks at the pin level activity of the DUT and converts it back into trans-
actions to send it to other components for further analysis. Generally, the monitor processes
transactions like coverage collection and logging before sending them to scoreboards.
3.1.2 UVM Scoreboard
The scoreboard collects the transactions from the monitor and performs checks to verify if the
collected data matches the expectation or not. The expectation generally comes from a golden
reference model often written in languages such as C/C++ and interfaced with the test bench
through Direct Programming Interface(DPI).
3.1 UVM Environment 14
build connect end_of_elaboration
Figure 3.1: UVM Build Phases[2]
3.1.3 UVM Phasing
Phasing is an essential feature of UVM methodology where different phases collect, run and
process data to avoid run-time conflicts. Phases are a group of callback methods which could
be tasks or functions. All the phases in UVM can be grouped into three main categories which
are discussed below[16].
3.1.3.1 Build
The methods in a build phase enable us to build all the components and connect them. These
are executed at the start of the simulation. All methods in this phase are functions only and
hence execute in zero simulation time. The methods of this phase are shown in Figure.3.1.
3.1.3.2 Run
The stimulus for the test bench is generated and executed in this phase. All the methods in
this phase other than start_of_simulation() are tasks and are run in parallel. However, the
most commonly used ones are the reset, configure and main methods. A detailed list of all the
methods in this phase is shown in Figure.3.2.
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start_of_simulation run
pre_reset reset post_reset
pre_configure configure post_configure
pre_main main post_main
pre_shutdown shutdown post_shutdown
Figure 3.2: UVM Run Phases[2]
extract check report final
Figure 3.3: UVM Cleanup Phases[2]
3.1.3.3 Cleanup
This phase is mainly to collect the information from scoreboards and to report/present the
information extracted towards the end of the test. This phase contains only functions as its
methods which take zero simulation time and is executed bottom up. The methods present in
this phase are shown in Figure.3.3.
3.2 UVM Test
A UVM test is a top-level component that encapsulates all the test-specific information. The
functions of the test component are- instantiating the environment, configuring it and invoking
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sequences through it. In test benches where there are multiple focus tests, a base test is first
written extending from the uvm_test class that instantiates the top-level environment and all
the other focus tests are extended from this base test for more specific testing.
3.3 UVM Test bench
The UVM test-bench instantiates the DUT and the UVM test and configures their connections.
This is important as most of the times, the UVM test is passed at run-time and needs to be
dynamically instantiated. Since all the tests are registered with UVM Factory, the test-bench
can instantiate any test that is already registered.
3.4 UVM Debugging
UVM provides the user with excellent built-in debug facilities that come in the form of ’plusargs’
and other features. However, most of these are not explicitly mentioned in the UVM LRM.
However, the UVM cookbook mentions some useful features and is the primary source of
reference for this section of the paper.
For all of the classes that are derived from the uvm_component, two functions namely
print_config() and print_config_with_audit() are useful for debugging needs. These functions
can be called in any phase in the child classes, and they print all of the configuration informa-
tion. This feature is useful to maintain trackers to have more information on the component
itself.
The list of components that are registered with the factory, the Configuration Database
table, and all the transaction information can be dumped for review whenever required in the
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test-bench. Also, the UVM Register Abstraction Layer (RAL) is also an excellent feature of
the library[17]. The results section discusses more on UVM debugging features.
Chapter 4
I2C Overview
Often in an extensive electronic system, there is circuitry for intelligence control, a few con-
verters, and application specific chips. Communication protocols were first introduced to help
establish communication between these different blocks in consumer electronics.
Serial interconnects such as a Universal Asynchronous Receiver/Transmitter (UART) were
first used, and it came with its set of advantages for different applications. However, the
downside of traditional communication between serial ports was that they do not provide any
data control. This downside led to the development of Serial Peripheral Interface (SPI).
This interface bus was used to facilitate data communication between micro-controllers
and other peripherals with the controller acting like a master and the peripherals behaving like
a slave. The SPI bus was based on a push/pull technology and could run at very high speeds
making it ideal for high-speed communications[18, 19].
Though the concept was very successful, as more slaves were connected to the master, it
needed more circuitry and the bus being a single master and multi-slave slave bus was still not
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suitable for all applications. Thus, it led to the development of the Inter-Integrated Circuit or
the I2C bus which supported a multi-master and multi-master slave configuration and came
with less circuitry. Soon after its introduction, the bus was used for short distance communi-
cation extensively.
4.1 A brief history of I2C
The I2C bus was originally developed by the then Philips Semiconductors (now NXP semi-
conductors) to simplify a two-way communication using just two communication lines. One,
the serial Data line (SDA) and the other, a serial clock line (SCL). This bi-directional bus was
later called I2C as it helped for inter-IC control that facilitates data transfers up to a speed of 5
M bps in unidirectional mode. Apart from this, bidirectional transfers of data can also be made
in different speed modes. A standard mode for 100 K bps transfers, a fast mode for transfers
between 400 K bps- 1 M bps and an ultra-fast mode for up-to 3.4 M bps transfers.
An important property of an I2C bus is clock stretching. In an I2C bus, instead of the
master and slave agreeing to a predefined baud rate, the master controls the clock speed. But
in situations where the slave is not able to cooperate with the clock speed set by the master, it
has the capability to pull the clock line low till it catches up-to the speed[20, 21]. The master,
on the other hand waits till the clock goes high again. However, when the system is in high
speed mode, clock stretching is allowed only after receiving an ACK from slave[22].
The main advantage of this protocol is that it facilitates communication between multiple
masters and multiple slaves without any loss of data. This is possible by establishing a safe
communication path between one master and one slave at one instant of time so that the master
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controls only one slave at one point of time. The slaves each have a unique address that is used
by the master for a secure connection.
Since the I2C bus is capable of communicating with only one slave at a time, it is more
efficient for short-distance communication between many peripherals and finds a good appli-
cation in SoC architecture. In this project, the slave of an I2C is modeled as a verification IP
and is used to validate a master core.
4.1.1 Advantages
• Less circuitry as only two lines are used for communication between multiple masters
and multiple slaves
• Unique address to each device that is in the design scope.
• Prevents data corruption
4.2 I2C Protocol
An I2C system typically uses two lines for data transfers. One serial clock line also called SCL,
and one serial data line also called SDA. The data transfer using an I2C protocol is done with
only these two lines irrespective of the number of masters or slaves connected to the system
as shown in Fig.4.1. This also makes the protocol a little slow and limits its use in high-speed
data transfers. The communication can be divided into four parts to understand its operation:
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SLAVE-2
SDA
SDA SDA
SDA
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SCLSCL
SCL
Figure 4.1: I2C Master-slave Communication[3]
Figure 4.2: I2C START Condition[4]
4.2.1 Generation of START signal
A start condition is when the I2C is ready for communicating with a slave. To indicate to the
slaves that communication is about to start, the master generates a start condition[23]. In terms
of logic, this condition occurs when the SDA transitions from high to low while the SCL is
high. It can be seen in Fig.4.2. If the master needs to complete data cycles before generating a
final stop condition, it can do so using the repeated start condition. This is used to re-establish
the master-slave communication without generating a stop condition after the previous data
transfer. In this case, the SCL goes from low to high while the SDA is high. It can be seen in
Fig.4.3.
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Figure 4.3: I2C Repeated START condition[4]
Figure 4.4: Data transfer condition[4]
4.2.2 Transfer of data
Immediately after a Start condition is detected, all the slaves anticipate an address byte. This
byte helps the slaves to detect if the master wants to establish a connection with one among
them and which one exactly. As soon as the slave with the matching address is detected, the
slave immediately responds by acknowledging that it is the right slave and the master can start
sending data. The slave acknowledges by pulling the SDA low and immediately making it
high again. The master core must have the ability to detect this feature, and it has been tested
as a part of this study.
4.2.3 Generation of STOP signal
After the master establishes a connection with the desired slave and transfers data, the master
has to generate a stop condition to terminate the connection or to connect with a different slave.
This condition is crucial if other masters wish to use the SDA and SCL lines. Fig.4.5 shows
the stop condition and as it can be seen, the SDA line must go from high to low while the SCL
is low to generate a stop condition.
Figure 4.5: I2C STOP Condition
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Figure 4.6: I2C master architecture
4.3 I2C Master Core
The I2C master core for the current study has been taken from Opencores[24], an open-source
software platform for IP source codes. The architecture of the I2C master core is shown in
Fig.4.6. The source code for the master core is distributed among multiple Verilog files which
are - the master top module, the bit command controller, the byte command controller. The
relationship between these modules is shown in Fig.4.6.
4.3.1 Design Features
• Compatible with multiple masters.
• The clock frequency could be easily programmed by software.
• Includes clock stretching.
• Supports wait state generation.
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• The acknowledge bit is software programmable.
• The core has interrupt driven byte-by-byte data transfers.
• The core supports different modes of operating conditions like- start, stop, repeated stop
and detects these conditions.
• Support to detect if the bus is busy processing other requests.
• Provides support for both 7-bit and 10-bit addressing modes.
• The design is completely synthesizable.
Chapter 5
I2C Detail Design
5.1 Wishbone Interface Signals
The pin level details of all the wishbone signals in the interface are outlined in Table.5.1.
5.2 Register Model
The I2C design implements a register model which is shown in the table as shown here. This
Chapter also explains the in-depth significance of every register and all its fields. The Table.5.2
provides a brief description of what the register is and it’s reset value, but each register has its
description in the Register description section that expands on bit level details.
The Prescale register is for scaling the SCL clock line. The core uses a 5*SCL inter-
nally due to it’s architecture and hence this register must be programmed to work at this
frequency[19, 25, 26]. This value is changed only when the EN bit of the control register
is cleared.
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Table 5.1: Wishbone signal details
Port Width Direction Description
wb_clk_i 1 Input Master clock
wb_rst_i 1 Input Active high synchronous reset
arst_i 1 Input Asynchronous reset
wb_adr_i 3 Input Lower address bits
wb_dat_i 8 Input Data going to core
wb_dat_o 8 Output Data coming from the core
wb_we_i 1 Input Write enable
wb_stb_i 1 Input Strobe/Core select input
wb_cyc_i 1 Input Valid bus cycle
wb_ack_o 1 Output Bus cycle acknowledge
wb_inta_o 1 Output Interrupt signal output
Table 5.2: Registers
Name Address Width Reset Value Access Description
PRERlo 0x00 8 0xFF RW Clock Prescale register lo-byte
PRERhi 0x01 8 0xFF RW Clock Prescale register hi-byte
CTR 0x02 8 0x00 RW Control register
TXR 0x03 8 0x00 W Tranmit register
RXR 0x03 8 0x00 R Receive register
CR 0x04 8 0x00 W Command register
SR 0x04 8 0x00 R Status register
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Table 5.3: Control Register description
Bit Access Description
7 RW EN- Enable Core bit
6 RW IEN- Interrupt Enable bit
5:0 RW Reserved
Table 5.4: Transmit Register description
Bit Access Description
7:1 W Next byte to transfer via I2C
0 W Set to ’1’ when reading from slave and ’0’ if writing to it
5.3 Register Description
This section expands on the details of the registers that were outlined in Table.5.2.
5.3.1 Control Register
The control register controls the core operation. It has an ’EN’ bit which has to be set in order
for the core to respond to any new commands. This bit is cleared only when there are no
tranfers in progress which is usually after a ’STOP’ condition is generated. This register also
has an Interrupt enable bit, IEN which is set to ’1’ whenever an interrupt is enabled and is ’0’
when the interrupt is disabled.
5.3.2 Transmit Register
The transmit register contains the data to be sent over the bus as well as the direction of the
data transfer. The ’0’th bit of this register represents the LSB of data in case of a data transfer
but if the transfer is an address transfer, this bit denotes whether the data is written to the slave
or read from it.
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Table 5.5: Receive Register description
Bit Access Description
7:0 R Last byte received via I2C
Table 5.6: Command Register description
Bit Access Description
7 W STA,generate start/rep. start condition
6 W STO, generate stop condition
5 W RD, read from slave
4 W WR, write to slave
3 W ACK, when receiver sends ACK (=0) or NACK (=1)
2:1 W Reserved
0 W IACK, Interrupt acknowledge. Clears pending interrupts if set
5.3.3 Receive Register
The receive register contains the byte that is received over the I2C bus.
5.3.4 Command Register
The command register specifies which conditions to generate and tells the Core what com-
mands to do next. All the bits of this register are automatically cleared and are usually read as
Zeros.
5.3.5 Status Register
The status register gives information about the status of the core and if any data transfer is in
progress. It has the Busy bit which shows if the core is active and is high as long as there a
STOP condition is detected. There is an AL bit which is set if the core loses its arbitration
under conditions like an illegal STOP condition detection or if master drives SDA high, but it
stays low. The ’TIP’ bit is useful to see if there are any data transfers in progress. Finally, this
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Table 5.7: Status Register description
Bit Access Description
7 R RxACK, Received acknowledge from slave
6 R Busy, ’1’ after a START and ’0’ after a STOP
5 R AL, Arbitration lost
4:2 R Reserved
1 R TIP, Transfer in progress. ’1’ when transferring data. ’0’ otherwise
0 R IF, Interrupt flag.
register has an Interrupt flag that is set when there is an arbitration loss or if one byte of data
transfer is complete.
Chapter 6
I2C Verification components
This chapter discusses about the architecture of the proposed verification architecture in detail.
Fig.6.1 shows the architecture and the various components that are a part of it. A custom script
for the current environment helps to generate the required UVM components from a UVM
template.
6.1 I2C Interface
The I2C interface consists of the clock, reset and scan insertion signals but is not limited
to just the above. It also consists of SCL and SDA signals along with wishbone signals for
communication with the wishbone bus functional model and data transfer.
6.1.1 Master Interface
Apart from the standard clock, reset and scan signals, the SDA and SCL signals play a key role
in the functioning of the I2C communication protocol. These signals are a part of interface thus
making the communication between the slave, master and the bus functional model (BFM)
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Figure 6.1: I2C Verification Architecture
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much simpler.
6.1.2 Wishbone signals
A list of all the wishbone signals can be seen in Table.5.1.
6.2 I2C Agent
The agent encompasses the sequencer, driver and the monitor classes of the I2C test bench
architecture. This class connects the TLM interface between the sequencer and the driver that
is vital to allow the flow of transactions to the driver.
6.3 I2C Sequences
6.3.1 I2C data transaction
The I2C data transaction is the smallest entity in the I2C test bench architecture and contains
the following ports/values as a part of each instance of it:
• An 8-bit value to select from the available slave addresses. The possible slave values are
added as a constraint in the transaction.
• Three random data bytes that are later combined to form an array when sent to the driver.
It was observed that the randomization is better when data bytes are separated instead of
randomizing an array of them. The variables were also made random cyclic to collect
a different set of data and to observe how the nature of the random variable affects
functional coverage.
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• An random integer which when used with a constraint, acts like a watermark to control
the flow of sequences to the driver.
• A 2-bit random variable to decide the buffer depth for each iteration of the driver. It is
contained in the transaction and could be any value from 1-3.
6.3.2 Low and mid traffic sequences
The low and mid traffic sequences take an i2c_data_transaction as a parameter but differ with
the data buffer depth. A low traffic sequence is only one byte deep whereas a mid traffic
sequence could be 2 or even 3 bytes deep for data transfers.
6.3.3 Data sequence
The data sequence uses instances of the low and mid traffic sequences and repeats them for a
certain watermark that is set in the transaction.
6.4 I2C Wishbone BFM
6.4.1 Working of the BFM
Traditionally, before verification methodologies like OVM and UVM came into existence,
BFM were used as drivers to drive the design interfaces. But as more improved methods
were developed, a driver handles most of the functions that were previously handled by the
BFM. However, the driver is kept untimed and all the behaviors that is timed is preferably kept
separate from the driver code and thus BFM came into use again.
The driver controls the BFM anyway and calls the tasks in BFM depending on the protocol
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and the interface. To summarize, the driver drives the BFM and the BFM wiggles the device
under test (DUT) pins. Similarly, a monitor can call a BFM task that reads from the DUT and
return the data read by still keeping all the pin level information hidden from the monitor.
6.4.2 Tasks in the BFM
6.4.2.1 Reset task
The reset task of the wishbone BFM is a static task which resets all the wishbone signals into
their default values. A description of the default values and the details of the pins can be seen
in the table.
6.4.2.2 Write task
The write task takes in the arguments delay, the master interface handle, the address and the
data that needs to be written to the wishbone. After waiting for the number of clock cycles as
given by the delay parameter, the write task sends the address and data on the wishbone signals
and assigns default values to the other wishbone signals.
6.4.2.3 Read task
The read task is similar to the write task in terms of the parameter it takes in but instead of
writing data to the wishbone, the task read data from the given address from the wishbone and
outputs that data instead.
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6.5 I2C Driver & Monitor
The I2C driver handles all the pin level transactions of the DUT and uses a wishbone BFM
to write and read address and data to/from the wishbone. As the test bench does not use any
handshaking between components other than the sequencer and the driver, all the transaction
handling is done by the driver and the monitor monitors all the coverage on ports except the
data ports.
6.6 I2C Scoreboard
The I2C scoreboard receives data packets from the driver for both the expected and the actual
transaction. Each packet has the slave address and accompanying data. The data that is written
to a slave is the data that is expected to come out of the bus and is thus called as expected data.
The data that is read from the bus after every write is the actual data coming from the bus.
Every packet is stored in a queue and comparisons are made to make sure both the slave
address and the data match for a successful check.
6.7 I2C Environment
The environment class has instances of the agent, scoreboard and handles the analysis port
connections between the driver and the scoreboard for transfer of packets.
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6.8 I2C Test
The test class decides which sequence or which group of sequences should be used for the
current simulation cycle. A standard UVM test bench can have many such tests and a run time
knob could be set to decide which test executes for that current simulation run.
6.9 I2C Top
The i2c_master_top_test.sv file contains the top module that instantiates the master core, the
3 I2c slaves with addresses 16,1 and 2 in decimal system respectively. The top module also
handles clock generation of the master core. All the assertions pertaining to the I2C bus are in
this module[15]. This module contains the clock generator for a 5 MHz clock.
Chapter 7
Results and Discussion
The results of the simulations and analyses of the results is provided in this chapter. The
chapter discusses the simulation results of both the register-transfer level (RTL) and gate level
simulation and also goes deeper into the use of UVM specific features and their effectiveness
during the debug phase.
7.1 RTL and Gate level Simulations
The simulations at both the RTL and Gate-level are error free and the screen captures of the
simulation waveforms can be found in Fig.7.1 and Fig.7.2 respectively. The simulations ran
for up to 100,000 times at both RTL and Gate-level and the test successfully passed in both the
cases.
The Table.7.1 shows the synthesis results when the master core RTL was synthesized in
different technology nodes- 32nm, 65nm and 180nm.
Figs.7.3,7.4,7.5 and 7.6 show the screen captures of the coverage as seen in the IMC (Inte-
grated Metrics Center) tool[27]. When the test was run for a high number of transactions, the
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Figure 7.1: RTL simulation Waveforms
Figure 7.2: Net-list simulation Waveforms
7.2 Simulation time dependence on transaction count 39
Figure 7.3: Overall Coverage
functional coverage of 100% was hit.
7.2 Simulation time dependence on transaction count
It is a known fact that the simulation time depends on the number of transaction sent to the
DUT. To provide an accurate representation of this dependency, a simulation experiment was
done with varying transactions for each run and the run time was captured using C-DPI. The
Fig.7.7shows the captured results through histograms.
7.3 Measure of randomization effectiveness
The SystemVerilog language provides many features to assist a verification engineer to gener-
ate random stimulus. To test the effectiveness of a random and a random cyclic variable, an
experiment was done to check the functional coverage metric for varying number of transac-
tions. In one case, the variables were made random and in the other, the variables were made
random cyclic. The results are summarized in Table.7.2 and shown in Fig.7.8.
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Figure 7.4: Functional Coverage of ports
Figure 7.5: Functional Coverage of data(including cross)
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Figure 7.6: Coverage on Assertions
Table 7.1: Synthesis results
Technology 180 nm 65 nm 32 nm
Area (µm2) Combinational area 6869.01 954.72 974.889
Buf/Inv area 1031.18 101.88 123.00
Sequential area 10335.12 1227.60 1084.68
Total cell area 17204.14 2182.32 2059.58
Number of Gates 1725 1515 1354
Power (µW ) Cell Internal Power 90.31 4.98 3.96
Net Switching Power 40.59 2.02 1.23
Cell Leakage Power 0.69 0.78 217.64
Total Power 131 7.09 222.84
Timing Worst path delay 16.14 18.65 18.85
Test Coverage 100% 100% 100%
Table 7.2: Data sets for coverage with rand and randc variables
Data set 1 2 3
Transactions 20 200 2000
rand variables 76.56% 98.44% 95.31%
randc variables 78.12% 99.22% 100%
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Figure 7.9: UVM factory components
7.4 UVM features for debugging
The concept of UVM Factory and Configuration Database are the major features of UVM
that make it stand out from the already successful OVM methodology. The Figs.,7.9,7.10 and
7.11 show the screen captures of the Factory components and database dump as seen in the
simulator.
All the components of the test bench are registered with the UVM Factory so that their
types could be overridden at any time including run-time. This is a useful feature as we can
dynamically change the type of a class or instance without any changes in code by simply
using run time UVM switches. This is also the reason why the objects in UVM are created
using a type_id instead of a ’new()’ constructor. A dump of the factory components in the
current scope can be seen in Fig.7.9.
The UVM configuration database works like a look up table and helps to store values or
types that can be accessed throughout the environment. Using this method, a value can be
“set” by any component in the resource database and any component can retrieve or “get” its
value. A dump of this database for the current verification environment is shown in Fig.7.11.
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Figure 7.10: UVM Sequence viewer
Figure 7.11: UVM Configuration DB
7.5 Observations
After a successful verification of the master core under several constraints, the following can
be concluded:
1. The master core can only read/write up-to 3 bytes of data after a start condition is seen
and before a stop is generated. The number of bytes for processing was handled by a
random variable in the transaction which can take any value between 1-3.
2. The master core responds well for both 3-bit and 7-bit addressing modes. Both the cases
were verified successfully.
3. The master core works well in the normal mode for data processing.
4. The simulation time is proportional to the number of transactions driven by the driver to
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the DUT and this can be seen in the Fig.7.7.
5. The functional coverage improves as the number of transactions increase and this can be
concluded from the Fig.7.2.
6. Using the results obtained by using random and random cyclic variables in transactions,
it can be said that using random cyclic variables provide better coverage even if the total
transactions are not too high.
7. The synthesis results were as expected as chip area decreased with technology advance-
ment as seen in Table.7.1.
8. The leakage power was low in higher technology nodes and the increased as the tech-
nology node reduces as seen in Table.7.1.
Chapter 8
Conclusion
The master core was successfully verified under various constraints, and the effort has been
documented in this paper. The functional coverage goal of 100% was successfully met, and
more on it has been elaborated in the previous chapters. Overall, the master core was tested
with multiple slaves, and the simulation results showed no data mismatches, and it could be
said that the design works well for normal speed mode. Looking at the coverage metrics, it is
safe to say that the design functions well and delivers what it promises.
8.1 Future Work
The verification effort to validate the master core was successful, and the coverage goals were
met. There are other claims in the design document that could be validated through a further
study on the same topic and by enhancing the current test-bench. A few suggestions for a
continued effort in this area are presented here:
• The master core was tested with multiple slaves and was found to work well. However,
the test bench can be extended to study if it works well with a multi-master configuration.
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• The current verification environment successfully tested the master core in the normal
speed mode. However, the design document claims that the core works well for high-
speed modes which has not been tested in this study.
• Clock stretching was also not tested in the current environment as only the normal speed
mode was verified.
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Appendix I
Source Code
I.1 Interface
1 i n t e r f a c e i 2 c _ m a s t e r _ i n t e r f a c e ;
2 / / p o r t d e c l a r a t i o n s
3 l o g i c c l k ;
4 l o g i c r e s e t ;
5 l o g i c t e s t _ m o d e ;
6 l o g i c s c a n _ i n 0 ;
7 l o g i c s c a n _ o u t 0 ;
8 l o g i c scan_en ;
9 v a r l o g i c wb_c lk_ i ;
10 v a r l o g i c w b _ r s t _ i ;
11 l o g i c r s t n ;
12 l o g i c [ 3 1 : 0 ] wb_adr_ i ;
13 l o g i c [ 7 : 0 ] wb_dat_o ;
I.1 Interface I-2
14 wi r e [ 7 : 0 ] wb_da t_ i ;
15 l o g i c wb_we_i ;
16 l o g i c w b _ s t b _ i ;
17 l o g i c wb_cyc_i ;
18 wi r e wb_ack_o ;
19 l o g i c wb_in ta_o ;
20 wi r e s c l ;
21 wi r e s c l 0 _ o ;
22 wi r e s c l 0 _ o e n ;
23 wi r e sda ;
24 wi r e sda0_o ;
25 wi r e sda0_oen ;
26 e n d i n t e r f a c e : i 2 c _ m a s t e r _ i n t e r f a c e
I.2 Sequence Item I-3
I.2 Sequence Item
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−01−19
5 / / Module name : : i 2 c _ d a t a _ t r a n s a c t i o n
6 / /
7 / /
***************************************************************
8 ‘ d e f i n e TRANSACTION_WATERMARK 100
9
10 c l a s s i 2 c _ d a t a _ t r a n s a c t i o n e x t e n d s uvm_sequence_i tem ;
11
12 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 / / C l a s s v a r i a b l e s
14 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 rand l o g i c [ 7 : 0 ] add r ;
16 r a n d c l o g i c [ 7 : 0 ] d a t a 0 ;
17 r a n d c l o g i c [ 7 : 0 ] d a t a 1 ;
18 r a n d c l o g i c [ 7 : 0 ] d a t a 2 ;
19 rand l o g i c [ 2 : 0 ] [ 7 : 0 ] d a t a _ i n ;
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20 rand b i t [ 1 : 0 ] s e n d _ d a t a _ p a c k e t s ;
21 rand i n t e g e r s e n d _ d a t a _ t r a n s a c t i o n s ;
22 l o g i c [ 7 : 0 ] d a t a _ b y t e ;
23
24
25 c o n s t r a i n t c1 {
26 s e n d _ d a t a _ p a c k e t s > 0 ;
27
28 }
29
30 c o n s t r a i n t c2 {
31 s e n d _ d a t a _ t r a n s a c t i o n s == ‘TRANSACTION_WATERMARK;
32 }
33
34 c o n s t r a i n t c3 {
35 add r i n s i d e {7 ’ b0010_000 , 7 ’ b0000_001 , 7 ’ b0000_010 } ;
36 }
37
38 c o n s t r a i n t c4 {
39 d a t a 0 != d a t a 1 ;
40 d a t a 0 != d a t a 2 ;
41 d a t a 1 != d a t a 2 ;
42 }
43
44 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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45 / / A n a l y s i s p o r t s
46 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
47
48 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
49 / / Coverg roups
50 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
51
52 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
53 / / new f u n c t i o n
54 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
55 f u n c t i o n new ( s t r i n g name = " " ) ;
56 s u p e r . new ( name ) ;
57
58 e n d f u n c t i o n : new
59
60 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
61 / / UVM Ph as es
62 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
63
64
65
66 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
67 / / Tasks / F u n c t i o n s
68 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
69
I.2 Sequence Item I-6
70 ‘ u v m _ o b j e c t _ u t i l s _ b e g i n ( i 2 c _ d a t a _ t r a n s a c t i o n )
71 ‘ u v m _ f i e l d _ i n t ( addr , UVM_ALL_ON)
72 ‘ u v m _ f i e l d _ i n t ( da ta0 , UVM_ALL_ON)
73 ‘ u v m _ f i e l d _ i n t ( da ta1 , UVM_ALL_ON)
74 ‘ u v m _ f i e l d _ i n t ( da ta2 , UVM_ALL_ON)
75 ‘ u v m _ f i e l d _ i n t ( d a t a _ b y t e , UVM_ALL_ON)
76 ‘ u v m _ o b j e c t _ u t i l s _ e n d
77
78 e n d c l a s s : i 2 c _ d a t a _ t r a n s a c t i o n
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1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−01−19
5 / / Module name : : i 2 c _ d a t a _ s e q u e n c e
6 / /
7 / /
***************************************************************
8
9 c l a s s i 2 c _ l o w _ t r a f f i c _ s e q u e n c e e x t e n d s uvm_sequence # (
i 2 c _ d a t a _ t r a n s a c t i o n ) ;
10 ‘ u v m _ o b j e c t _ u t i l s ( i 2 c _ l o w _ t r a f f i c _ s e q u e n c e )
11 i n t e g e r l o o p _ d u t ;
12 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ t x ;
13 i n t e g e r l ;
14
15 f u n c t i o n new ( s t r i n g name = " " ) ;
16 s u p e r . new ( name ) ;
17 l = 0 ;
18 e n d f u n c t i o n : new
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19
20
21 t a s k body ( ) ;
22
23 b e g i n
24 d a t a _ t x = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( . name (
$ s f o r m a t f ( " d a t a _ t x%0d " , l ) ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
25 s t a r t _ i t e m ( d a t a _ t x ) ;
26 a s s e r t ( d a t a _ t x . r andomize ( ) w i th { d a t a _ t x . s e n d _ d a t a _ p a c k e t s
== 1 ; } ) ;
27 l o o p _ d u t = d a t a _ t x . s e n d _ d a t a _ t r a n s a c t i o n s ;
28 uvm_config_db #( i n t e g e r ) : : s e t ( n u l l , " u v m _ l o w _ t r a f f i c _ s e q "
, " l o o p i n g " , l o o p _ d u t ) ;
29 uvm_config_db #( i n t e g e r ) : : s e t ( n u l l , " u v m _ l o w _ t r a f f i c _ s e q "
, " l ow_seq_coun t " , l ) ;
30 _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y ;
31 f i n i s h _ i t e m ( d a t a _ t x ) ;
32 l ++;
33 end
34 e n d t a s k : body
35 t a s k _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y ;
36 d a t a _ t x . d a t a _ i n [ 0 ] = d a t a _ t x . d a t a 0 ;
37 d a t a _ t x . d a t a _ i n [ 1 ] = d a t a _ t x . d a t a 1 ;
38 d a t a _ t x . d a t a _ i n [ 2 ] = d a t a _ t x . d a t a 2 ;
39
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40 e n d t a s k : _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y
41
42 e n d c l a s s : i 2 c _ l o w _ t r a f f i c _ s e q u e n c e
43
44 c l a s s i 2 c _ m e d i u m _ t r a f f i c _ s e q u e n c e e x t e n d s uvm_sequence # (
i 2 c _ d a t a _ t r a n s a c t i o n ) ;
45 ‘ u v m _ o b j e c t _ u t i l s ( i 2 c _ m e d i u m _ t r a f f i c _ s e q u e n c e )
46 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ t x ;
47 i n t e g e r m;
48
49 f u n c t i o n new ( s t r i n g name = " " ) ;
50 s u p e r . new ( name ) ;
51 m = 0 ;
52 e n d f u n c t i o n : new
53
54
55 t a s k body ( ) ;
56
57 b e g i n
58 d a t a _ t x = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( . name (
$ s f o r m a t f ( " d a t a _ t x%0d " ,m) ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
59 s t a r t _ i t e m ( d a t a _ t x ) ;
60 a s s e r t ( d a t a _ t x . r andomize ( ) w i th { d a t a _ t x .
s e n d _ d a t a _ p a c k e t s <= 3 ; } ) ;
61 _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y ;
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62 uvm_config_db #( i n t e g e r ) : : s e t ( n u l l , " u v m _ m e d _ t r a f f i c _ s e q "
, " med_seq_count " ,m) ;
63 f i n i s h _ i t e m ( d a t a _ t x ) ;
64 m ++;
65 end
66 e n d t a s k : body
67 t a s k _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y ;
68 d a t a _ t x . d a t a _ i n [ 0 ] = d a t a _ t x . d a t a 0 ;
69 d a t a _ t x . d a t a _ i n [ 1 ] = d a t a _ t x . d a t a 1 ;
70 d a t a _ t x . d a t a _ i n [ 2 ] = d a t a _ t x . d a t a 2 ;
71
72 e n d t a s k : _ s e t _ t r a n s a c t i o n _ d a t a _ a s _ a r r a y
73
74 e n d c l a s s : i 2 c _ m e d i u m _ t r a f f i c _ s e q u e n c e
75
76
77
78
79
80 c l a s s i 2 c _ d a t a _ s e q u e n c e e x t e n d s uvm_sequence # (
i 2 c _ d a t a _ t r a n s a c t i o n ) ;
81 ‘ u v m _ o b j e c t _ u t i l s ( i 2 c _ d a t a _ s e q u e n c e )
82
83 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
84 / / C l a s s v a r i a b l e s
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85 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
86
87 i n t l o o p _ d a t a ;
88 i n t l o o p _ d u t ;
89 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ t x ;
90 i 2 c _ l o w _ t r a f f i c _ s e q u e n c e low_seq ;
91 i 2 c _ m e d i u m _ t r a f f i c _ s e q u e n c e med_seq ;
92 i n t e g e r l ;
93 i n t e g e r m;
94
95 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
96 / / A n a l y s i s p o r t s
97 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
98
99 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
100 / / Coverg roups
101 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
102
103 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
104 / / new f u n c t i o n
105 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
106 f u n c t i o n new ( s t r i n g name = " " ) ;
107 s u p e r . new ( name ) ;
108 l = 0 ;
109 m = 0 ;
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110 e n d f u n c t i o n : new
111
112 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
113 / / UVM Ph as es
114 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
115
116 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
117 / / Tasks / F u n c t i o n s
118 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
119
120 t a s k body ( ) ;
121 d a t a _ t x = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( . name ( "
d a t a _ t x " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
122 low_seq = i 2 c _ l o w _ t r a f f i c _ s e q u e n c e : : t y p e _ i d : : c r e a t e ( . name (
" low_seq " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
123 med_seq = i 2 c _ m e d i u m _ t r a f f i c _ s e q u e n c e : : t y p e _ i d : : c r e a t e ( .
name ( " med_seq " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
124
125 m_sequencer . s e t _ a r b i t r a t i o n (UVM_SEQ_ARB_USER) ;
126 d a t a _ t x . r andomize ( ) ;
127 l o o p _ d u t = d a t a _ t x . s e n d _ d a t a _ t r a n s a c t i o n s ;
128
129 r e p e a t ( l o o p _ d u t )
130 b e g i n
131 low_seq . s t a r t ( m_sequencer , t h i s , 4 0 0 ) ;
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132 med_seq . s t a r t ( m_sequencer , t h i s , 2 0 0 ) ;
133 end
134 ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t T e s t b e n c h
c o m p l e t e " , $ t ime ( ) ) ,UVM_LOW)
135
136 e n d t a s k : body
137
138 t a s k pos t_body ( ) ;
139 uvm_config_db #( i n t e g e r ) : : s e t ( n u l l , " u v m _ l o w _ t r a f f i c _ s e q " , "
l ow_seq_coun t " , l ) ;
140 uvm_config_db #( i n t e g e r ) : : g e t ( n u l l , " u v m _ m e d _ t r a f f i c _ s e q " , "
med_seq_count " ,m) ;
141 $ d i s p l a y ( " \ n \ n \ t \ t T o t a l t r a n s a c t i o n s = %0d " , l + m + 1) ;
142 e n d t a s k : pos t_body
143
144 e n d c l a s s : i 2 c _ d a t a _ s e q u e n c e
145
146 t y p e d e f uvm_sequencer # ( i 2 c _ d a t a _ t r a n s a c t i o n )
i 2 c _ d a t a _ s e q u e n c e r ;
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1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−01−19
5 / / Module name : : i 2 c _ d r i v e r
6 / /
7 / /
***************************************************************
8
9 c l a s s i 2 c _ d r i v e r e x t e n d s uvm_dr ive r # ( i 2 c _ d a t a _ t r a n s a c t i o n ) ;
10 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ d r i v e r )
11
12 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 / / C l a s s v a r i a b l e s
14 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e mif ;
16 p a r a m e t e r PRER_LO = 3 ’ b000 ;
17 p a r a m e t e r PRER_HI = 3 ’ b001 ;
18 p a r a m e t e r CTR = 3 ’ b010 ;
19 p a r a m e t e r RXR = 3 ’ b011 ;
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20 p a r a m e t e r TXR = 3 ’ b011 ;
21 p a r a m e t e r CR = 3 ’ b100 ;
22 p a r a m e t e r SR = 3 ’ b100 ;
23
24 p a r a m e t e r TXR_R = 3 ’ b101 ; / / undocumented / r e s e r v e d
o u t p u t
25 p a r a m e t e r CR_R = 3 ’ b110 ; / / undocumented / r e s e r v e d
o u t p u t
26
27 p a r a m e t e r RD = 1 ’ b1 ;
28 p a r a m e t e r WR = 1 ’ b0 ;
29 l o g i c [ 7 : 0 ] SADR;
30 l o g i c [ 7 : 0 ] q , da t a_ read_f rom_wb ;
31 l o g i c [ 7 : 0 ] s e n d i n g _ r a n d o m _ d a t a ;
32 l o g i c [ 7 : 0 ] s t o r i n g _ d a t a _ s e n t [ $ ] ;
33 i n t i = 0 ;
34 i n t j = 0 ;
35 i n t l o o p i t ;
36 i n t d a t a _ l o o p ;
37 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ t x n ;
38
39 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
40 / / A n a l y s i s p o r t s
41 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
42
I.4 Driver I-16
43 u v m _ a n a l y s i s _ p o r t # ( i 2 c _ d a t a _ t r a n s a c t i o n ) d a t a _ t o _ b f m ;
44 u v m _ a n a l y s i s _ p o r t # ( i 2 c _ d a t a _ t r a n s a c t i o n ) da ta_f rom_bfm ;
45
46 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
47 / / Coverg roups
48 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
49
50 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
51 / / new f u n c t i o n
52 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
53 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
54 s u p e r . new ( name , p a r e n t ) ;
55 d a t a _ t o _ b f m = new ( " d a t a _ t o _ b f m " , t h i s ) ;
56 da ta_f rom_bfm = new ( " da ta_f rom_bfm " , t h i s ) ;
57 e n d f u n c t i o n : new
58
59 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
60 / / UVM Ph as es
61 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
62
63 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
64 s u p e r . b u i l d _ p h a s e ( phase ) ;
65 void ’ ( uvm_resource_db #( v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e ) : :
read_by_name
I.4 Driver I-17
66 ( . scope ( " i f s " ) , . name ( " i 2 c _ m a s t e r _ i n t e r f a c e " ) , . v a l ( mif )
) ) ;
67 e n d f u n c t i o n : b u i l d _ p h a s e
68
69 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
70 r e s e t ( ) ;
71 d r i v e ( ) ;
72 e n d t a s k : r u n _ p h a s e
73
74 f u n c t i o n vo id f i n a l _ p h a s e ( uvm_phase phase ) ;
75 / / $ f i n i s h ;
76 e n d f u n c t i o n
77
78 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
79 / / Tasks / F u n c t i o n s
80 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
81
82 v i r t u a l t a s k r e s e t ( ) ;
83 b e g i n
84 f o r k
85 b e g i n
86 mif . c l k = 1 ’ b0 ;
87 mif . r e s e t = 1 ’ b0 ;
88 mif . s c a n _ i n 0 = 1 ’ b0 ;
89 mif . s can_en = 1 ’ b0 ;
I.4 Driver I-18
90 mif . t e s t _ m o d e = 1 ’ b0 ;
91
92 / / r e s e t t i n g t h e c o r e
93 mif . r s t n = 1 ’ b1 ;
94 # 2 ;
95 mif . r s t n = 1 ’ b0 ;
96 r e p e a t ( 1 ) @( posedge mif . c l k ) ;
97 mif . r s t n = 1 ’ b1 ;
98
99 / / @( posedge mif . c l k ) ;
100 end
101 j o i n
102 end
103
104 e n d t a s k
105
106 v i r t u a l t a s k d r i v e ( ) ;
107
108 b e g i n
109 r e s e t _ w b _ s i g n a l s ;
110
111
112 f o r e v e r b e g i n
113 s e q _ i t e m _ p o r t . g e t _ n e x t _ i t e m ( d a t a _ t x n ) ;
114 / / s e n d i n g _ r a n d o m _ d a t a = d a t a _ t x n . d a t a _ i n ;
I.4 Driver I-19
115 / / s t o r i n g _ d a t a _ s e n t [ i ] = s e n d i n g _ r a n d o m _ d a t a ;
116 d a t a _ l o o p = d a t a _ t x n . s e n d _ d a t a _ p a c k e t s ;
117 s t o r i n g _ d a t a _ s e n t [ 0 ] = d a t a _ t x n . d a t a 0 ;
118 s t o r i n g _ d a t a _ s e n t [ 1 ] = d a t a _ t x n . d a t a 1 ;
119 s t o r i n g _ d a t a _ s e n t [ 2 ] = d a t a _ t x n . d a t a 2 ;
120 SADR = d a t a _ t x n . add r ;
121
122
123
124
125 l o a d _ i 2 c _ p r e s c a l a r _ v a l u e s ;
126 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t
programmed pre−s c a l a r r e g i s t e r s " , $ t ime ( ) ) ,UVM_LOW
)
127 e n a b l e _ m a s t e r _ c o r e ;
128 w r i t e _ s l a v e _ a d d r e s s _ t o _ w b (SADR) ;
129 s e t _ s t a r t _ c o m m a n d ;
130 c h e c k _ t i p _ b i t ;
131 p r e s e n t _ s l a v e _ m e m o r y _ a d d r e s s ;
132 se t_wr i t e_command ;
133 c h e c k _ t i p _ b i t ;
134 w r i t e _ d a t a _ t o _ s l a v e ;
135 w r i t e _ s l a v e _ a d d r e s s _ t o _ w b (SADR) ;
136 s e t _ s t a r t _ c o m m a n d ;
137 c h e c k _ t i p _ b i t ;
I.4 Driver I-20
138 p r e s e n t _ s l a v e _ m e m o r y _ a d d r e s s ;
139 se t_wr i t e_command ;
140 c h e c k _ t i p _ b i t ;
141 s e t _ r e a d _ b i t _ f o r _ s l a v e 0 1 (SADR) ;
142 s e t _ s t a r t _ c o m m a n d ;
143 c h e c k _ t i p _ b i t ;
144 r e a d _ d a t a _ f r o m _ s l a v e ;
145 a c k n o w l e d g e _ s l a v e _ r e a d ;
146 c h e c k _ s l a v e _ a d d r ;
147 se t_s top_command ;
148 r e p e a t ( 2 0 0 0 ) @( posedge mif . c l k ) ;
149 s e q _ i t e m _ p o r t . i t em_done ( ) ;
150
151 end
152 end
153 e n d t a s k : d r i v e
154
155
156
157 t a s k r e s e t _ w b _ s i g n a l s ;
158 i2c_wb_master_bfm : : w b _ r e s e t ( mif ) ;
159 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t Wishbone
s i g n a l s r e s e t . S t a r t i n g TB" , $ t ime ( ) ) ,UVM_LOW)
160 e n d t a s k : r e s e t _ w b _ s i g n a l s
161
I.4 Driver I-21
162
163
164
165 t a s k a c k n o w l e d g e _ s l a v e _ r e a d ;
166 / / r e a d d a t a from s l a v e
167 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , CR, 8 ’ h20 ) ; / /
s e t command ( read , mif . wb_ack_o_read )
168 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t r e a d +
wb_ack " , $ t ime ( ) ) ,UVM_LOW)
169
170 e n d t a s k : a c k n o w l e d g e _ s l a v e _ r e a d
171
172
173
174
175 t a s k s e t _ r e a d _ b i t _ f o r _ s l a v e 0 1 ( l o g i c [ 7 : 0 ] s l a v e a d d r ) ;
176 / / d r i v e s l a v e a d d r e s s
177 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , TXR, { s l a v e a d d r ,RD}
) ; / / p r e s e n t s l a v e ’ s a d d r e s s , s e t read−b i t
178 e n d t a s k : s e t _ r e a d _ b i t _ f o r _ s l a v e 0 1
179
180
181
182
183
I.4 Driver I-22
184
185 t a s k se t_s top_command ;
186 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , CR, 8 ’ h40 ) ; / /
s e t command ( s t o p )
187 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t
G e n e r a t i n g s t o p c o n d i t i o n " , $ t ime ( ) ) ,UVM_LOW)
188
189 e n d t a s k : se t_s top_command
190
191
192
193
194
195 t a s k p r e s e n t _ i l l e g a l _ s l a v e _ a d d r e s s ;
196 / / TRX changed t o CR h e r e
197 / / send memory a d d r e s s
198 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , TXR, 8 ’ h88 ) ;
/ / p r e s e n t s l a v e ’ s memory a d d r e s s
199 se t_wr i t e_command ;
200 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t Wr i t e a d d r e s s
− 10 i n s l a v e memory " , $ t ime ( ) ) ,UVM_LOW)
201 c h e c k _ t i p _ b i t ;
202 / / s l a v e s h o u l d have send Nack
203 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t Check f o r
nack " , $ t ime ( ) ) ,UVM_LOW)
I.4 Driver I-23
204 / / i f ( ! q [ 7 ] )
205 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t e x p e c t e d
Nack , r e c e i v e d ack " , $ t ime ( ) ) ,UVM_LOW)
206 e n d t a s k : p r e s e n t _ i l l e g a l _ s l a v e _ a d d r e s s
207
208
209
210
211
212 t a s k c h e c k _ t i p _ b i t ;
213 / / check t i p b i t
214 i2c_wb_master_bfm : : wb_read ( 1 , mif , SR , q ) ;
215 w h i l e ( q [ 1 ] )
216 i2c_wb_master_bfm : : wb_read ( 1 , mif , SR , q ) ; / / p o l l
i t u n t i l i t i s z e r o
217 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t t i p b i t back
t o ’ 0 ’ " , $ t ime ( ) ) ,UVM_LOW)
218 e n d t a s k : c h e c k _ t i p _ b i t
219
220
221
222
223
224 t a s k p r e s e n t _ s l a v e _ m e m o r y _ a d d r e s s ;
225 / / send memory a d d r e s s
I.4 Driver I-24
226 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , TXR, 8 ’ h01 ) ; / /
p r e s e n t s l a v e ’ s memory a d d r e s s
227 e n d t a s k : p r e s e n t _ s l a v e _ m e m o r y _ a d d r e s s
228
229
230 t a s k c h e c k _ s l a v e _ a d d r ;
231 w r i t e _ s l a v e _ a d d r e s s _ t o _ w b (SADR) ;
232 s e t _ s t a r t _ c o m m a n d ;
233 c h e c k _ t i p _ b i t ;
234 p r e s e n t _ i l l e g a l _ s l a v e _ a d d r e s s ;
235 c h e c k _ t i p _ b i t ;
236
237 e n d t a s k : c h e c k _ s l a v e _ a d d r
238
239
240 t a s k l o a d _ i 2 c _ p r e s c a l a r _ v a l u e s ;
241 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , PRER_LO , 8 ’ h f a ) ; / /
l o a d p r e s c a l e r lo−b y t e
242 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , PRER_LO , 8 ’ hc8 ) ; / /
l o a d p r e s c a l e r lo−b y t e
243 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , PRER_HI , 8 ’ h00 ) ; / /
l o a d p r e s c a l e r hi−b y t e
244 e n d t a s k : l o a d _ i 2 c _ p r e s c a l a r _ v a l u e s
245
246
I.4 Driver I-25
247
248
249 t a s k e n a b l e _ m a s t e r _ c o r e ;
250 / / Enab le m a s t e r c o r e
251 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , CTR, 8 ’ h80 ) ; / /
e n a b l e c o r e
252 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t Mas te r
c o r e e n a b l e d " , $ t ime ( ) ) ,UVM_LOW)
253 e n d t a s k : e n a b l e _ m a s t e r _ c o r e
254
255
256
257
258 t a s k w r i t e _ d a t a _ t o _ s l a v e ;
259 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ p a c k e t _ t o _ d u t ;
260
261
262 / / s e n d i n g / w r i t i n g d a t a t o t h e s l a v e
263 r e p e a t ( d a t a _ l o o p ) b e g i n
264 / / send memory c o n t e n t s
265 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , TXR,
s t o r i n g _ d a t a _ s e n t [ i ] ) ; / / p r e s e n t d a t a
266 se t_wr i t e_command ;
267 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t W r i t i n g
random d a t a = %0h " , $ t ime ( ) , s t o r i n g _ d a t a _ s e n t [ i ] ) ,
I.4 Driver I-26
UVM_LOW)
268 d a t a _ p a c k e t _ t o _ d u t = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : :
c r e a t e ( " d a t a _ p a c k e t " ) ;
269
270 / / $ c a s t ( d a t a _ t x n , d a t a _ p a c k e t ) ;
271 d a t a _ p a c k e t _ t o _ d u t . d a t a _ b y t e = s t o r i n g _ d a t a _ s e n t [ i ] ;
272 d a t a _ p a c k e t _ t o _ d u t . add r = SADR;
273 / / $ d i s p l a y ( " d a t a _ p a c k e t = %0h " , d a t a _ p a c k e t _ t o _ d u t .
d a t a _ b y t e ) ;
274 d a t a _ t o _ b f m . w r i t e ( d a t a _ p a c k e t _ t o _ d u t ) ;
275 i = i +1 ;
276 c h e c k _ t i p _ b i t ;
277 end
278 i = 0 ;
279
280
281 e n d t a s k : w r i t e _ d a t a _ t o _ s l a v e
282
283
284
285
286
287
288 t a s k r e a d _ d a t a _ f r o m _ s l a v e ;
289 i 2 c _ d a t a _ t r a n s a c t i o n d a t a _ p a c k e t _ f r o m _ d u t ;
I.4 Driver I-27
290
291
292
293 / / Comparing / r e a d i n g t h e d a t a s e n t e a r l i e r
294 r e p e a t ( d a t a _ l o o p ) b e g i n
295 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , CR, 8 ’ h20 )
; / / s e t command ( read , mif . wb_ack_o_read )
296 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t r e a d
+ wishbone ack " , $ t ime ( ) ) ,UVM_LOW)
297 c h e c k _ t i p _ b i t ;
298 / / check d a t a j u s t r e c e i v e d
299 i2c_wb_master_bfm : : wb_read ( 1 , mif , RXR,
da ta_ read_f rom_wb ) ;
300 d a t a _ p a c k e t _ f r o m _ d u t = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : :
c r e a t e ( " d a t a _ p a c k e t 1 " ) ;
301 d a t a _ p a c k e t _ f r o m _ d u t . d a t a _ b y t e = da ta_ read_f rom_wb ;
302 d a t a _ p a c k e t _ f r o m _ d u t . add r = SADR;
303 da ta_f rom_bfm . w r i t e ( d a t a _ p a c k e t _ f r o m _ d u t ) ;
304 j = j + 1 ;
305 end
306 j = 0 ;
307 e n d t a s k : r e a d _ d a t a _ f r o m _ s l a v e
308
309
310
I.4 Driver I-28
311
312
313
314
315 t a s k w r i t e _ s l a v e _ a d d r e s s _ t o _ w b ( l o g i c [ 7 : 0 ] s l a v e a d d r ) ;
316 i2c_wb_master_bfm : : wb_wr i te ( 1 , mif , TXR, { s l a v e a d d r ,WR}
) ; / / p r e s e n t s l a v e a d d r e s s , s e t w r i t e−b i t
317 e n d t a s k : w r i t e _ s l a v e _ a d d r e s s _ t o _ w b
318
319
320
321
322
323
324 t a s k v e r i f y _ i 2 c _ p r e s c a l a r _ v a l u e s ;
325 / / V e r i f y t h e pre−s c a l a r v a l u e s u s i n g wb compare
f u n c t i o n
326 i2c_wb_master_bfm : : wb_cmp ( 0 , mif , PRER_LO , 8 ’ hc8 ) ; / /
v e r i f y p r e s c a l e r lo−b y t e
327 i2c_wb_master_bfm : : wb_cmp ( 0 , mif , PRER_HI , 8 ’ h00 ) ; / /
v e r i f y p r e s c a l e r hi−b y t e
328 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t V e r i f i e d
p r e s c a l a r v a l u e s " , $ t ime ( ) ) ,UVM_LOW)
329 e n d t a s k : v e r i f y _ i 2 c _ p r e s c a l a r _ v a l u e s
330
I.4 Driver I-29
331
332
333
334
335 t a s k se t_wr i t e_command ;
336 i2c_wb_master_bfm : : wb_wr i te ( 0 , mif , CR, 8 ’ h10 ) ; / /
s e t command ( w r i t e )
337 e n d t a s k : se t_wr i t e_command
338
339
340
341
342
343 t a s k s e t _ s t a r t _ c o m m a n d ;
344 i2c_wb_master_bfm : : wb_wr i te ( 0 , mif , CR, 8 ’ h90 ) ;
/ / s e t command ( s t a r t , w r i t e )
345 / / ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( " s t a t u s : %t S e t t i n g
s t a r t + w r i t e commands " , $ t ime ( ) ) ,UVM_LOW)
346 e n d t a s k : s e t _ s t a r t _ c o m m a n d
347
348
349
350 e n d c l a s s : i 2 c _ d r i v e r
I.5 Monitor I-30
I.5 Monitor
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−01−19
5 / / Module name : : i 2 c _ m o n i t o r
6 / /
7 / /
***************************************************************
8
9 i m p o r t " DPI " f u n c t i o n vo id s t a r t _ t i m e ( ) ;
10 i m p o r t " DPI " f u n c t i o n vo id end_ t ime ( ) ;
11
12
13
14 c l a s s i 2 c _ m o n i t o r e x t e n d s uvm_monitor ;
15 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ m o n i t o r )
16
17 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 / / C l a s s v a r i a b l e s
19 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
I.5 Monitor I-31
20 v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e mif ;
21 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
22 / / A n a l y s i s p o r t s
23 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
24
25 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
26 / / Coverg roups
27 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
28 c o v e r g r o u p c o v e r _ m a s t e r _ s i g n a l s @( mif . wb_adr_i , mif . wb_dat_o ,
mif . wb_dat_ i , mif . wb_we_i , mif . wb_s tb_ i , mif . wb_cyc_i , mif .
wb_ack_o , mif . s c l , mif . sda ) ;
29 ad r_cov : c o v e r p o i n t mif . wb_adr_ i
30 {
31 b i n s p r e s c a l a r _ v a l u e s = { 0 , 1 } ;
32 b i n s c o n t r o l _ r e g = { ’ b10 } ;
33 b i n s t r a n s m i t _ r e c e i v e _ r e g = { ’ b11 } ;
34 b i n s s t a t u s _ r e g = { ’ b100 } ;
35 i g n o r e _ b i n s r e s e r v e d _ r e g s = { ’ b101 , ’ b110 } ;
36 }
37 we_cov : c o v e r p o i n t mif . wb_we_i ;
38 s t b _ c o v : c o v e r p o i n t mif . w b _ s t b _ i ;
39 cyc_cov : c o v e r p o i n t mif . wb_cyc_i ;
40 ack_cov : c o v e r p o i n t mif . wb_ack_o ;
41 s c l _ c o v : c o v e r p o i n t mif . s c l ;
42 sda_cov : c o v e r p o i n t mif . sda ;
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43 endgroup
44 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
45 / / new f u n c t i o n
46 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
47 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
48 s u p e r . new ( name , p a r e n t ) ;
49 c o v e r _ m a s t e r _ s i g n a l s = new ( ) ;
50 e n d f u n c t i o n : new
51
52 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
53 / / UVM Ph as es
54 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
55
56 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
57 s u p e r . b u i l d _ p h a s e ( phase ) ;
58 void ’ ( uvm_resource_db #( v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e ) : :
read_by_name
59 ( . scope ( " i f s " ) , . name ( " i 2 c _ m a s t e r _ i n t e r f a c e " ) , . v a l ( mif )
) ) ;
60 e n d f u n c t i o n : b u i l d _ p h a s e
61
62
63 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
64
65 e n d t a s k : r u n _ p h a s e
I.5 Monitor I-33
66
67 f u n c t i o n vo id s t a r t _ o f _ s i m u l a t i o n _ p h a s e ( uvm_phase phase ) ;
68 s t a r t _ t i m e ( ) ;
69 e n d f u n c t i o n : s t a r t _ o f _ s i m u l a t i o n _ p h a s e
70
71 f u n c t i o n vo id f i n a l _ p h a s e ( uvm_phase phase ) ;
72 end_ t ime ( ) ;
73
74 e n d f u n c t i o n : f i n a l _ p h a s e
75
76 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
77 / / Tasks / F u n c t i o n s
78 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
79
80
81
82 e n d c l a s s : i 2 c _ m o n i t o r
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I.6 Scoreboard
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−03−19
5 / / Module name : : i 2 c _ s c o r e b o a r d
6 / /
7 / /
***************************************************************
8
9 c l a s s i 2 c _ s c o r e b o a r d e x t e n d s uvm_scoreboard ;
10 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ s c o r e b o a r d )
11
12 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 / / C l a s s v a r i a b l e s
14 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 i 2 c _ d a t a _ t r a n s a c t i o n e x p e c t e d [ $ ] , a c t u a l [ $ ] ;
16 l o g i c p a s s ;
17 i 2 c _ d a t a _ t r a n s a c t i o n ac ;
18 i 2 c _ d a t a _ t r a n s a c t i o n ex ;
19 i n t i ;
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20 i n t a ;
21 i n t e ;
22 i n t p ;
23
24 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 / / A n a l y s i s p o r t s
26 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
27
28 ‘ u v m _ a n a l y s i s _ i m p _ d e c l ( _ e x p e c t e d _ p k t )
29 ‘ u v m _ a n a l y s i s _ i m p _ d e c l ( _ a c t u a l _ p k t )
30
31 u v m _ a n a l y s i s _ i m p _ e x p e c t e d _ p k t # ( i 2 c _ d a t a _ t r a n s a c t i o n ,
i 2 c _ s c o r e b o a r d ) p k t _ w r i t t e n _ t o _ c o r e ;
32 u v m _ a n a l y s i s _ i m p _ a c t u a l _ p k t # ( i 2 c _ d a t a _ t r a n s a c t i o n ,
i 2 c _ s c o r e b o a r d ) p k t _ r e a d _ f r o m _ c o r e ;
33 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
34 / / Coverg roups
35 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
36
37
38 c o v e r g r o u p c r o s s _ e x p _ a c t ;
39 e x p _ d a t a : c o v e r p o i n t ex . d a t a _ b y t e ;
40 a c _ d a t a : c o v e r p o i n t ac . d a t a _ b y t e ;
41 c r o s s _ d a t a : c r o s s exp_da ta , a c _ d a t a
42 {
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43 i g n o r e _ b i n s i g n o r e _ w h e n _ v a l u e s _ u n e q u a l = c r o s s _ d a t a wi th (
e x p _ d a t a != a c _ d a t a ) ;
44 }
45 endgroup
46
47 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
48 / / new f u n c t i o n
49 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
50 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
51 s u p e r . new ( name , p a r e n t ) ;
52 i = 0 ;
53 e = 0 ;
54 a = 0 ;
55 p = 0 ;
56 p a s s = 1 ;
57 c r o s s _ e x p _ a c t = new ( ) ;
58 p k t _ w r i t t e n _ t o _ c o r e = new ( " p k t _ w r i t t e n _ t o _ c o r e " , t h i s ) ;
59 p k t _ r e a d _ f r o m _ c o r e = new ( " p k t _ r e a d _ f r o m _ c o r e " , t h i s ) ;
60 ex = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( " e x _ d a t a " ) ;
61 ac = i 2 c _ d a t a _ t r a n s a c t i o n : : t y p e _ i d : : c r e a t e ( " a c _ d a t a " ) ;
62 e n d f u n c t i o n : new
63
64 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
65 / / UVM Ph as es
66 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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67
68 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
69 s u p e r . b u i l d _ p h a s e ( phase ) ;
70 e n d f u n c t i o n : b u i l d _ p h a s e
71
72 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
73 / / $ d i s p l a y ( " \ n \ n \ t \ t T e s t r u n n i n g . . . " ) ;
74 f o r e v e r b e g i n
75 w a i t ( e x p e c t e d . s i z e ( ) != 0 && a c t u a l . s i z e ( ) != 0 ) ;
76 ex = e x p e c t e d . p o p _ f r o n t ( ) ;
77 ac = a c t u a l . p o p _ f r o n t ( ) ;
78 i f ( ex . add r == ac . add r )
79 compare_da ta ( ex . d a t a _ b y t e , ac . d a t a _ b y t e ) ;
80 e l s e b e g i n
81 e x p e c t e d . p u s h _ f r o n t ( ex ) ;
82 a c t u a l . p u s h _ f r o n t ( ac ) ;
83 end
84 end
85 e n d t a s k : r u n _ p h a s e
86
87 f u n c t i o n vo id f i n a l _ p h a s e ( uvm_phase phase ) ;
88 i f ( p a s s == 1 && p != 0)
89 $ d i s p l a y ( " \ n \ n \ t \ t T e s t p a s s e d ! \ n \ n " ) ;
90 e l s e b e g i n
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91 $ d i s p l a y ( " \ n \ n \ t \ t T e s t f a i l e d wi th %0d d a t a mismatches
\ n \ n " , i ) ;
92 end
93 e n d f u n c t i o n : f i n a l _ p h a s e
94
95 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
96 / / Tasks / F u n c t i o n s
97 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
98
99 f u n c t i o n vo id w r i t e _ e x p e c t e d _ p k t ( i 2 c _ d a t a _ t r a n s a c t i o n exp_pk t )
;
100 / / $ d i s p l a y ( " Rece ived w r i t e d a t a = %0h , add r = %0b " , exp_pk t .
d a t a _ b y t e , exp_pk t . add r ) ;
101 e x p e c t e d . push_back ( exp_pk t ) ;
102 e = e + 1 ;
103 e n d f u n c t i o n : w r i t e _ e x p e c t e d _ p k t
104
105 f u n c t i o n vo id w r i t e _ a c t u a l _ p k t ( i 2 c _ d a t a _ t r a n s a c t i o n a c t _ p k t ) ;
106 / / $ d i s p l a y ( " Rece ived r e a d d a t a = %0h , add r = %0b " , a c t _ p k t .
d a t a _ b y t e , a c t _ p k t . add r ) ;
107 a c t u a l . push_back ( a c t _ p k t ) ;
108 a = a + 1 ;
109 e n d f u n c t i o n : w r i t e _ a c t u a l _ p k t
110
111 f u n c t i o n vo id compare_da ta ( l o g i c [ 7 : 0 ] ex , l o g i c [ 7 : 0 ] ac ) ;
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112 i n t d = 0 ;
113 i f ( ex == ac )
114 b e g i n
115 ‘uvm_info ( get_name ( ) , $ s f o r m a t f ( "DATA MATCH: : Expec ted d a t a
matches r e c e i v e d d a t a %0h " , ac ) ,UVM_LOW)
116 c r o s s _ e x p _ a c t . sample ( ) ;
117 p = p + 1 ;
118 end
119 e l s e i f ( ex != ’ bx && ac != ’ bx )
120 b e g i n
121 ‘uvm_warning ( get_name ( ) , $ s f o r m a t f ( "DATA MISMATCH : :
Expec ted d a t a matches = %0h , r e c e i v e d d a t a %0h " , ex , ac ) )
122 c r o s s _ e x p _ a c t . sample ( ) ;
123 p a s s = 0 ;
124 i = i + 1 ;
125 end
126 e l s e
127 d = 0 ;
128 / / do n o t h i n g
129
130
131 e n d f u n c t i o n : compare_da ta
132
133 e n d c l a s s : i 2 c _ s c o r e b o a r d
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I.7 Wishbone BFM
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−02−03
5 / / Module name : : i2c_wb_master_bfm
6 / /
7 / /
***************************************************************
8 c l a s s i2c_wb_master_bfm e x t e n d s uvm_component ;
9 ‘ u v m _ c o m p o n e n t _ u t i l s ( i2c_wb_master_bfm )
10
11 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
12 / / C l a s s v a r i a b l e s
13 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e mif ;
15
16 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 / / A n a l y s i s p o r t s
18 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
19
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20 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21 / / Coverg roups
22 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
23
24 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 / / new f u n c t i o n
26 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
27 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
28 s u p e r . new ( name , p a r e n t ) ;
29
30 e n d f u n c t i o n : new
31
32 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
33 / / UVM Ph as es
34 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
35
36 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
37 s u p e r . b u i l d _ p h a s e ( phase ) ;
38 void ’ ( uvm_resource_db #( v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e ) : :
read_by_name
39 ( . scope ( " i f s " ) , . name ( " i 2 c _ m a s t e r _ i n t e r f a c e " ) , . v a l ( mif )
) ) ;
40 e n d f u n c t i o n : b u i l d _ p h a s e
41
42 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
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43
44 e n d t a s k : r u n _ p h a s e
45
46
47
48 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
49 / / Tasks / F u n c t i o n s
50 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
51
52 s t a t i c t a s k w b _ r e s e t ;
53 i n p u t v i r t u a l i n t e r f a c e i 2 c _ m a s t e r _ i n t e r f a c e mif ;
54 mif . wb_adr_ i = 1 ’ bx ;
55 mif . wb_dat_o = 1 ’ bx ;
56 mif . wb_cyc_i = 1 ’ b0 ;
57 mif . w b _ s t b _ i = 1 ’ bx ;
58 mif . wb_we_i = 1 ’ bx ;
59 # 1 ;
60
61
62 e n d t a s k
63
64 s t a t i c t a s k wb_wri te ;
65 i n p u t i n t e g e r d e l a y ;
66 i n p u t v i r t u a l i n t e r f a c e i 2 c _ m a s t e r _ i n t e r f a c e mif ;
67 i n p u t l o g i c [ 7 : 0 ] add r ;
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68 i n p u t l o g i c [ 7 : 0 ] d a t a ;
69 r e p e a t ( d e l a y ) @( posedge mif . c l k ) ;
70 # 1 ;
71 b e g i n
72 mif . wb_adr_ i = add r ;
73 mif . wb_dat_o = d a t a ;
74 mif . wb_cyc_i = 1 ’ b1 ;
75 mif . w b _ s t b _ i = 1 ’ b1 ;
76 mif . wb_we_i = 1 ’ b1 ;
77 / / $ d i s p l a y ( " W r i t i n g d a t a %0h t o a d d r e s s %0h " , da t a , add r ) ;
78 @( posedge mif . c l k ) ;
79 w a i t ( mif . wb_ack_o == 1 ’ b1 )
80 r e p e a t ( 2 ) @( posedge mif . c l k ) ;
81 mif . wb_cyc_i = 1 ’ b0 ;
82 mif . w b _ s t b _ i = 1 ’ b0 ;
83 mif . wb_adr_ i = ’ bz ;
84 mif . wb_dat_o = ’ bz ;
85 mif . wb_we_i = 1 ’ h0 ;
86 end
87 e n d t a s k : wb_wr i te
88
89 s t a t i c t a s k wb_read ;
90 i n p u t i n t e g e r d e l a y ;
91 i n p u t v i r t u a l i n t e r f a c e i 2 c _ m a s t e r _ i n t e r f a c e mif ;
92 i n p u t l o g i c [ 7 : 0 ] add r ;
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93 o u t p u t l o g i c [ 7 : 0 ] d a t a ;
94 r e p e a t ( d e l a y ) @( posedge mif . c l k ) ;
95
96 b e g i n
97 r e p e a t ( d e l a y ) @( posedge mif . c l k ) ;
98 # 1 ;
99 mif . wb_adr_ i = add r ;
100 mif . wb_dat_o = 1 ’ bz ;
101 mif . wb_cyc_i = 1 ’ b1 ;
102 mif . w b _ s t b _ i = 1 ’ b1 ;
103 mif . wb_we_i = 1 ’ b0 ;
104 / / $ d i s p l a y ( "Q from r e a d i s %0h " , d a t a ) ;
105
106 w a i t ( mif . wb_ack_o == 1 ’ b1 )
107
108 r e p e a t ( 2 ) @( posedge mif . c l k )
109 mif . wb_cyc_i = 1 ’ b0 ;
110 mif . w b _ s t b _ i = 1 ’ b0 ;
111 mif . wb_adr_ i = ’ bz ;
112 d a t a = mif . wb_da t_ i ;
113 mif . wb_we_i = 1 ’ b0 ;
114 / / $ d i s p l a y ( " r e a d i n g d a t a %0h from a d d r e s s %0h " , da t a , add r ) ;
115 end
116 e n d t a s k : wb_read
117
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118 s t a t i c t a s k wb_cmp ;
119 i n p u t i n t e g e r d e l a y ;
120 i n p u t v i r t u a l i n t e r f a c e i 2 c _ m a s t e r _ i n t e r f a c e mif ;
121 i n p u t [ 3 1 : 0 ] add r ;
122 i n p u t [ 3 1 : 0 ] d a t a ;
123 l o g i c [ 3 1 : 0 ] q ;
124
125 b e g i n
126 / / $ d i s p l a y ( " Reading q " ) ;
127 / / wb_read ( de lay , mif , addr , q ) ;
128 / / $ d i s p l a y ( " Value o f q =%h " , q ) ;
129
130 i f ( d a t a !== q )
131 $ d i s p l a y ( " Data compare e r r o r . Rece ived %h , e x p e c t e d %h
a t t ime %t " , q , da t a , $ t ime ) ;
132 end
133 e n d t a s k
134 e n d c l a s s : i2c_wb_master_bfm
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I.8 Agent
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−02−05
5 / / Module name : : i 2 c _ a g e n t
6 / /
7 / /
***************************************************************
8
9
10 c l a s s i 2 c _ a g e n t e x t e n d s uvm_agent ;
11 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ a g e n t )
12
13 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 / / C l a s s members
15 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
16 i 2 c _ d a t a _ s e q u e n c e r i 2 c _ s q r ;
17 i 2 c _ d r i v e r i 2 c_ dv ;
18 i 2 c _ m o n i t o r i2c_mon ;
19
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20 / / i 2 c _ b a s e _ s l a v e b a s e _ s l a v e ;
21
22
23 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
24 / / A n a l y s i s p o r t s
25 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
26
27 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
28 / / Coverg roups
29 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
30
31 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
32 / / new f u n c t i o n
33 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
34 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
35 s u p e r . new ( name , p a r e n t ) ;
36
37 e n d f u n c t i o n : new
38
39
40
41 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
42 / / UVM Ph as es
43 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
44
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45 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
46 s u p e r . b u i l d _ p h a s e ( phase ) ;
47 i 2 c _ s q r = i 2 c _ d a t a _ s e q u e n c e r : : t y p e _ i d : : c r e a t e ( . name ( " i 2 c _ s q r
" ) , . p a r e n t ( t h i s ) ) ;
48 i2 c_d v = i 2 c _ d r i v e r : : t y p e _ i d : : c r e a t e ( . name ( " i2 c_ dv " ) , . p a r e n t
( t h i s ) ) ;
49 / / b a s e _ s l a v e = i 2 c _ b a s e _ s l a v e : : t y p e _ i d : : c r e a t e ( . name ( "
b a s e _ s l a v e " ) , . p a r e n t ( t h i s ) ) ;
50 i2c_mon = i 2 c _ m o n i t o r : : t y p e _ i d : : c r e a t e ( . name ( " i2c_mon " ) , .
p a r e n t ( t h i s ) ) ;
51
52
53 e n d f u n c t i o n : b u i l d _ p h a s e
54
55 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
56 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
57
58 i2 c_d v . s e q _ i t e m _ p o r t . c o n n e c t ( i 2 c _ s q r . s e q _ i t e m _ e x p o r t ) ;
59 e n d f u n c t i o n : c o n n e c t _ p h a s e
60
61
62
63 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
64 / / Tasks / F u n c t i o n s
65 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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66
67
68
69 e n d c l a s s : i 2 c _ a g e n t
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I.9 Environment
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−01−19
5 / / Module name : : i 2 c _ e n v
6 / /
7 / /
***************************************************************
8
9
10 c l a s s i 2 c _ e n v e x t e n d s uvm_env ;
11 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ e n v )
12
13 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 / / C l a s s v a r i a b l e s
15 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
16 i 2 c _ a g e n t a g e n t ;
17 i 2 c _ s c o r e b o a r d i 2 c _ s b ;
18 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
19 / / A n a l y s i s p o r t s
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20 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
23 / / Coverg roups
24 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25
26 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
27 / / new f u n c t i o n
28 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
29 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
30 s u p e r . new ( name , p a r e n t ) ;
31
32 e n d f u n c t i o n : new
33
34 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
35 / / UVM Ph as es
36 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
37
38 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
39 s u p e r . b u i l d _ p h a s e ( phase ) ;
40 a g e n t = i 2 c _ a g e n t : : t y p e _ i d : : c r e a t e ( . name ( " a g e n t " ) , . p a r e n t (
t h i s ) ) ;
41 i 2 c _ s b = i 2 c _ s c o r e b o a r d : : t y p e _ i d : : c r e a t e ( . name ( " i 2 c _ s b " ) , .
p a r e n t ( t h i s ) ) ;
42 e n d f u n c t i o n : b u i l d _ p h a s e
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43
44 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
45
46 e n d t a s k : r u n _ p h a s e
47
48
49 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
50 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
51 a g e n t . i 2 c_ dv . d a t a _ t o _ b f m . c o n n e c t ( i 2 c _ s b .
p k t _ w r i t t e n _ t o _ c o r e ) ;
52 a g e n t . i 2 c_ dv . da ta_f rom_bfm . c o n n e c t ( i 2 c _ s b .
p k t _ r e a d _ f r o m _ c o r e ) ;
53
54 e n d f u n c t i o n : c o n n e c t _ p h a s e
55
56 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
57 / / Tasks / F u n c t i o n s
58 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
59
60
61
62 e n d c l a s s : i 2 c _ e n v
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I.10 Test
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : 2019−02−06
5 / / Module name : : i 2 c _ t e s t
6 / /
7 / /
***************************************************************
8
9
10 c l a s s i 2 c _ m a s t e r _ t o p _ t e s t e x t e n d s u v m _ t e s t ;
11 ‘ u v m _ c o m p o n e n t _ u t i l s ( i 2 c _ m a s t e r _ t o p _ t e s t )
12
13 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 / / C l a s s v a r i a b l e s
15 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
16 i 2 c _ e n v menv ;
17 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 / / A n a l y s i s p o r t s
19 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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20
21 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
22 / / Coverg roups
23 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
24
25 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
26 / / new f u n c t i o n
27 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
28 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
29 s u p e r . new ( name , p a r e n t ) ;
30 e n d f u n c t i o n : new
31
32 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
33 / / UVM Ph as es
34 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
35
36 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
37 s u p e r . b u i l d _ p h a s e ( phase ) ;
38 menv = i 2 c _ e n v : : t y p e _ i d : : c r e a t e ( . name ( " menv " ) , . p a r e n t ( t h i s
) ) ;
39 e n d f u n c t i o n : b u i l d _ p h a s e
40
41 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
42 i 2 c _ d a t a _ s e q u e n c e d a t a _ s e q ;
43 phase . r a i s e _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
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44 d a t a _ s e q = i 2 c _ d a t a _ s e q u e n c e : : t y p e _ i d : : c r e a t e ( . name ( "
d a t a _ s e q " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
45 a s s e r t ( d a t a _ s e q . randomize ( ) ) ;
46 d a t a _ s e q . s t a r t ( menv . a g e n t . i 2 c _ s q r ) ;
47 phase . d r o p _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
48 e n d t a s k : r u n _ p h a s e
49
50
51
52 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
53 / / Tasks / F u n c t i o n s
54 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
55
56
57
58 e n d c l a s s
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I.11 Slave
1 / /
***************************************************************
2 / /
3 / / F i l e : i 2 c _ s l a v e _ m o d e l . sv
4 / /
5 / /
***************************************************************
6
7
8 module i 2 c _ s l a v e _ m o d e l ( s c l , sda ) ;
9
10 / /
11 / / p a r a m e t e r s
12 / /
13 p a r a m e t e r I2C_ADR = 7 ’ b000_0000 ;
14
15 / /
16 / / i n p u t && o u t p u s
17 / /
18 i n p u t s c l ;
19 i n o u t sda ;
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20
21 / /
22 / / V a r i a b l e d e c l a r a t i o n
23 / /
24 wi r e debug = 1 ’ b1 ;
25
26 r e g [ 7 : 0 ] mem [ 3 : 0 ] ;
27 r e g [ 7 : 0 ] memory_address ;
28 r e g [ 7 : 0 ] memory_data_out ;
29
30 r e g s t a , d e t e c t _ s t a r t ;
31 r e g s t o , d e t e c t _ s t o p ;
32
33 r e g [ 7 : 0 ] s h i f t _ r e g ;
34 r e g r e a d _ w r i t e ;
35
36 wi r e my_adr ;
37 wi r e i 2 c _ r e s e t ;
38 r e g [ 2 : 0 ] b i t _ c n t ;
39 wi r e acc_done ;
40 r e g l o a d _ c o u n t ;
41
42 r e g sda_o ;
43 wi r e s d a _ d l y ; / / d e l a y e d v e r s i o n o f sda
44
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45 / / s t a t e m a c h i n e d e c l a r a t i o n
46 p a r a m e t e r i d l e = 3 ’ b000 ;
47 p a r a m e t e r s l a v e _ a c k = 3 ’ b001 ;
48 p a r a m e t e r get_mem_adr = 3 ’ b010 ;
49 p a r a m e t e r gma_ack = 3 ’ b011 ;
50 p a r a m e t e r d a t a = 3 ’ b100 ;
51 p a r a m e t e r d a t a _ a c k = 3 ’ b101 ;
52
53 r e g [ 2 : 0 ] s t a t e ;
54
55 / /
56 / / module body
57 / /
58
59 i n i t i a l
60 b e g i n
61 sda_o = 1 ’ b1 ;
62 s t a t e = i d l e ;
63 end
64
65 / / g e n e r a t e s h i f t r e g i s t e r
66 a lways @( posedge s c l ) b e g i n
67 s h i f t _ r e g <= { s h i f t _ r e g [ 6 : 0 ] , sda } ;
68 end
69 / / d e t e c t my_address
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70 a s s i g n my_adr = ( s h i f t _ r e g [ 7 : 1 ] == I2C_ADR ) ;
71 a lways @( my_adr ) b e g i n
72 end
73
74 / / g e n e r a t e b i t−c o u n t e r
75 a lways @( posedge s c l )
76 i f ( l o a d _ c o u n t )
77 b i t _ c n t <= 3 ’ b111 ;
78 e l s e
79 b i t _ c n t <= b i t _ c n t − 3 ’ h1 ;
80
81 / / g e n e r a t e a c c e s s done s i g n a l
82 a s s i g n acc_done = ! ( | b i t _ c n t ) ;
83
84 a s s i g n s d a _ d l y = sda ;
85
86
87 / / d e t e c t s t a r t c o n d i t i o n
88 a lways @( negedge sda )
89 i f ( s c l )
90 b e g i n
91 s t a <= 1 ’ b1 ;
92 d e t e c t _ s t a r t <= 1 ’ b0 ;
93 s t o <= 1 ’ b0 ;
94
I.11 Slave I-60
95 i f ( debug )
96 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e ; s t a r t c o n d i t i o n
d e t e c t e d a t %t " , $ t ime ) ;
97 end
98 e l s e
99 s t a <= 1 ’ b0 ;
100
101 a lways @( posedge s c l )
102 d e t e c t _ s t a r t <= s t a ;
103
104 / / d e t e c t s t o p c o n d i t i o n
105 a lways @( posedge sda )
106 i f ( s c l )
107 b e g i n
108 s t a <= 1 ’ b0 ;
109 s t o <= 1 ’ b1 ;
110
111 i f ( debug )
112 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e ; s t o p c o n d i t i o n d e t e c t e d
a t %t " , $ t ime ) ;
113 end
114 e l s e
115 s t o <= 1 ’ b0 ;
116
117 / / g e n e r a t e i 2 c _ r e s e t s i g n a l
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118 a s s i g n i 2 c _ r e s e t = s t a | | s t o ;
119
120 / / g e n e r a t e s t a t e m a c h i n e
121 a lways @( negedge s c l o r posedge s t o )
122 i f ( s t o | | ( s t a && ! d e t e c t _ s t a r t ) )
123 b e g i n
124 s t a t e <= i d l e ; / / r e s e t s t a t e m a c h i n e
125
126 sda_o <= 1 ’ b1 ;
127 l o a d _ c o u n t <= 1 ’ b1 ;
128 end
129 e l s e
130 b e g i n
131 / / i n i t i a l s e t t i n g s
132 sda_o <= 1 ’ b1 ;
133 l o a d _ c o u n t <= 1 ’ b0 ;
134
135 c a s e ( s t a t e ) / / s y n o p s y s f u l l _ c a s e p a r a l l e l _ c a s e
136 i d l e : / / i d l e s t a t e
137 i f ( acc_done && my_adr )
138 b e g i n
139 s t a t e <= s l a v e _ a c k ;
140 r e a d _ w r i t e <= s h i f t _ r e g [ 0 ] ;
141 sda_o <= 1 ’ b0 ; / / g e n e r a t e i 2 c _ a c k
142
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143 # 2 ;
144 i f ( debug && r e a d _ w r i t e )
145 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e ; command
b y t e r e c e i v e d ( r e a d ) a t %t " , $ t ime )
;
146 i f ( debug && ! r e a d _ w r i t e )
147 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e ; command
b y t e r e c e i v e d ( w r i t e ) a t %t " , $ t ime
) ;
148
149 i f ( r e a d _ w r i t e )
150 b e g i n
151 memory_data_out <= mem[
memory_address ] ;
152
153 i f ( debug )
154 b e g i n
155 #2 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e
; d a t a b l o c k r e a d %x from
a d d r e s s %x ( 1 ) " ,
memory_data_out ,
memory_address ) ;
156 #2 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e
; memcheck [0]=%x , [1]=%x
, [2]=%x " , mem[ 4 ’ h0 ] , mem
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[ 4 ’ h1 ] , mem[ 4 ’ h2 ] ) ;
157 end
158 end
159 end
160
161 s l a v e _ a c k :
162 b e g i n
163 i f ( r e a d _ w r i t e )
164 b e g i n
165 s t a t e <= d a t a ;
166 sda_o <= memory_data_out [ 7 ] ;
167 end
168 e l s e
169 s t a t e <= get_mem_adr ;
170
171 l o a d _ c o u n t <= 1 ’ b1 ;
172 end
173
174 get_mem_adr : / / w a i t f o r memory a d d r e s s
175 i f ( acc_done )
176 b e g i n
177 s t a t e <= gma_ack ;
178 memory_address <= s h i f t _ r e g ;
179 sda_o <= ! ( s h i f t _ r e g <= 15) ;
180
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181 i f ( debug )
182 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e ; a d d r e s s
r e c e i v e d . a d r=%x , ack=%b " ,
s h i f t _ r e g , sda_o ) ;
183 end
184
185 gma_ack :
186 b e g i n
187 s t a t e <= d a t a ;
188 l o a d _ c o u n t <= 1 ’ b1 ;
189 end
190
191 d a t a : / / r e c e i v e o r d r i v e d a t a
192 b e g i n
193 i f ( r e a d _ w r i t e )
194 sda_o <= memory_data_out [ 7 ] ;
195
196 i f ( acc_done )
197 b e g i n
198 s t a t e <= d a t a _ a c k ;
199 memory_address <= #2 memory_address
+ 8 ’ h1 ;
200 sda_o <= ( r e a d _ w r i t e && (
memory_address <= 15) ) ;
201
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202 i f ( r e a d _ w r i t e )
203 b e g i n
204 #3 memory_data_out <= mem[
memory_address ] ;
205
206 i f ( debug )
207 #5 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e
; d a t a b l o c k r e a d %x from
a d d r e s s %x ( 2 ) " ,
memory_data_out ,
memory_address ) ;
208 end
209
210 i f ( ! r e a d _ w r i t e )
211 b e g i n
212 mem[ memory_address [ 3 : 0 ] ] <=
s h i f t _ r e g ; / / s t o r e d a t a
i n memory
213
214 i f ( debug )
215 #2 $ d i s p l a y ( "DEBUG i 2 c _ s l a v e
; d a t a b l o c k w r i t e %x t o
a d d r e s s %x " , s h i f t _ r e g ,
memory_address ) ;
216 end
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217 end
218 end
219
220 d a t a _ a c k :
221 b e g i n
222 l o a d _ c o u n t <= 1 ’ b1 ;
223
224 i f ( r e a d _ w r i t e )
225 i f ( s h i f t _ r e g [ 0 ] )
226 b e g i n
227 s t a t e <= i d l e ;
228 sda_o <= 1 ’ b1 ;
229 end
230 e l s e
231 b e g i n
232 s t a t e <= d a t a ;
233 sda_o <= memory_data_out [ 7 ] ;
234 end
235 e l s e
236 b e g i n
237 s t a t e <= d a t a ;
238 sda_o <= 1 ’ b1 ;
239 end
240 end
241
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242 e n d c a s e
243 end
244
245 / / r e a d d a t a from memory
246 a lways @( posedge s c l )
247 i f ( ! acc_done && r e a d _ w r i t e )
248 memory_data_out <= { memory_data_out [ 6 : 0 ] , 1 ’ b1 } ;
249
250 / / g e n e r a t e t r i −s t a t e s
251 a s s i g n sda = sda_o ? 1 ’ bz : 1 ’ b0 ;
252
253
254
255
256 endmodule
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I.12 Top
1 ‘ i n c l u d e " uvm_macros . svh "
2 ‘ i n c l u d e " i2c_pkg . sv "
3 ‘ i n c l u d e " i 2 c _ m a s t e r _ i n t e r f a c e . sv "
4
5 module t e s t ;
6 i m p o r t uvm_pkg : : * ;
7 i m p o r t i2c_pkg : : * ;
8
9 / / I n t e r f a c e d e c l a r a t i o n s
10 i 2 c _ m a s t e r _ i n t e r f a c e mif ( ) ;
11 p a r a m e t e r SADR = 7 ’ b0010_000 ;
12 p a r a m e t e r SADR1 = 7 ’ b0000_001 ;
13 p a r a m e t e r SADR2 = 7 ’ b0000_010 ;
14
15 / / hookup w i s h b o n e _ i 2 c _ m a s t e r c o r e
16 i 2 c _ m a s t e r _ t o p t o p (
17 . r e s e t ( mif . r e s e t ) ,
18 . c l k ( mif . c l k ) ,
19 . s c a n _ i n 0 ( mif . s c a n _ i n 0 ) ,
20 . scan_en ( mif . s can_en ) ,
21 . t e s t _ m o d e ( mif . t e s t _ m o d e ) ,
22 . s c a n _ o u t 0 ( mif . s c a n _ o u t 0 ) ,
23 . wb_c lk_ i ( mif . c l k ) ,
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24 . w b _ r s t _ i ( 1 ’ b0 ) ,
25 . a r s t _ i ( mif . r s t n ) ,
26 . wb_adr_ i ( mif . wb_adr_ i [ 2 : 0 ] ) ,
27 . wb_da t_ i ( mif . wb_dat_o ) ,
28 . wb_dat_o ( mif . wb_da t_ i ) ,
29 . wb_we_i ( mif . wb_we_i ) ,
30 . w b _ s t b _ i ( mif . w b _ s t b _ i ) ,
31 . wb_cyc_i ( mif . wb_cyc_i ) ,
32 . wb_ack_o ( mif . wb_ack_o ) ,
33 . wb_in ta_o ( mif . wb_ in ta_o ) ,
34 . s c l _ p a d _ i ( mif . s c l ) ,
35 . s c l _ p a d _ o ( mif . s c l 0 _ o ) ,
36 . s c l _ p a d o e n _ o ( mif . s c l 0 _ o e n ) ,
37 . s d a _ p a d _ i ( mif . sda ) ,
38 . sda_pad_o ( mif . sda0_o ) ,
39 . sda_padoen_o ( mif . sda0_oen )
40 ) ;
41
42
43
44 / / hookup i 2 c s l a v e model
45 i 2 c _ s l a v e _ m o d e l # (SADR) i 2 c _ s l a v e (
46 . s c l ( mif . s c l ) ,
47 . sda ( mif . sda )
48 ) ;
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49
50 i 2 c _ s l a v e _ m o d e l # (SADR1) i 2 c _ s l a v e 1 (
51 . s c l ( mif . s c l ) ,
52 . sda ( mif . sda )
53 ) ;
54
55 i 2 c _ s l a v e _ m o d e l # (SADR2) i 2 c _ s l a v e 2 (
56 . s c l ( mif . s c l ) ,
57 . sda ( mif . sda )
58 ) ;
59
60 / / c r e a t e i 2 c l i n e s
61 d e l a y m0_scl ( mif . s c l 0 _ o e n ? 1 ’ bz : mif . s c l0_o , mif . s c l ) ,
62 m0_sda ( mif . sda0_oen ? 1 ’ bz : mif . sda0_o , mif . sda ) ;
63 p u l l u p p1 ( mif . s c l ) ; / / p u l l u p mif . s c l l i n e
64 p u l l u p p2 ( mif . sda ) ; / / p u l l u p mif . sda l i n e
65
66 i n i t i a l
67 b e g i n
68 $ t i m e f o r m a t (−9 ,2 , " ns " , 16) ;
69 ‘ i f d e f SDFSCAN
70 $ s d f _ a n n o t a t e ( " s d f / i 2 c _ m a s t e r _ t o p _ t s m c 1 8 _ s c a n . s d f " , t e s t .
t o p ) ;
71 ‘ e n d i f
72 void ’ ( uvm_resource_db #( v i r t u a l i 2 c _ m a s t e r _ i n t e r f a c e ) : : s e t
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73 ( . scope ( " i f s " ) , . name ( " i 2 c _ m a s t e r _ i n t e r f a c e " ) , . v a l ( mif )
) ) ;
74 f o r c e i 2 c _ s l a v e . debug = 1 ’ b0 ; / / d i s a b l e i 2 c _ s l a v e
debug i n f o r m a t i o n
75 f o r c e i 2 c _ s l a v e 1 . debug = 1 ’ b0 ;
76 f o r c e i 2 c _ s l a v e 2 . debug = 1 ’ b0 ;
77 $se t_cove rage_db_name ( " i 2 c _ m a s t e r _ t o p " ) ;
78 r u n _ t e s t ( ) ;
79
80 end
81
82
83 p r o p e r t y s t a r t _ c o n d i t i o n ;
84 @( posedge mif . c l k ) mif . s c l |−> # # [ 1 : $ ] ! mif . sda ;
85 e n d p r o p e r t y
86
87 a s s e r t p r o p e r t y ( s t a r t _ c o n d i t i o n ) ;
88
89 c o v e r p r o p e r t y ( s t a r t _ c o n d i t i o n ) ;
90
91 p r o p e r t y s t o p _ c o n d i t i o n ;
92 @( posedge mif . c l k ) ! mif . s c l |−> # # [ 1 : $ ] $ f e l l ( mif . sda ) ;
93 e n d p r o p e r t y
94
95 a s s e r t p r o p e r t y ( s t o p _ c o n d i t i o n ) ;
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96
97 c o v e r p r o p e r t y ( s t o p _ c o n d i t i o n ) ;
98
99 p r o p e r t y d a t a _ t r a n s f e r _ c o n d i t i o n ;
100 @( posedge mif . c l k ) mif . s c l |−> # # [ 1 : $ ] $ r o s e ( mif . sda ) # # [ 1 : $ ]
$ f e l l ( mif . sda ) # # [ 1 : $ ] ! mif . s c l ;
101 e n d p r o p e r t y
102
103 a s s e r t p r o p e r t y ( d a t a _ t r a n s f e r _ c o n d i t i o n ) ;
104
105 c o v e r p r o p e r t y ( d a t a _ t r a n s f e r _ c o n d i t i o n ) ;
106
107
108 a lways #100 mif . c l k = ~ mif . c l k ;
109 endmodule
110
111 module d e l a y ( in , o u t ) ;
112 i n p u t i n ;
113 o u t p u t o u t ;
114
115 a s s i g n o u t = i n ;
116
117 s p e c i f y
118 ( i n => o u t ) = ( 6 0 0 , 6 0 0 ) ;
119 e n d s p e c i f y
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120 endmodule
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I.13 UVM component generator script
1 # ! / b i n / csh −f
2 #
3 # Example : / uvm_componen t_genera to r . sh < c lass_name > <
uvm_component_name >
4
5 s e t e n v UVM_FILE " i2 c_ $1 . sv "
6
7 # copy t e m p l a t e t o a new f i l e
8 cp uvm_templa te . sv $UVM_FILE
9
10 echo $UVM_FILE
11 # sed command t o change t h e c l a s s name
12 sed " s/−−c lassname−−/ i 2 c_ $1 / g " $UVM_FILE | t e e $UVM_FILE . 1
13 sed " s/−−uvmobjec t−−/$2 / g " $UVM_FILE . 1 | t e e $UVM_FILE . 2
14 s e t e n v DATE ‘ d a t e +%Y−%m−%d ‘
15 sed " s/−−da te −−/$DATE / g " $UVM_FILE . 2 | t e e $UVM_FILE
16
17 / b i n / rm −f $UVM_FILE . 1 $UVM_FILE . 2
18
19 i f ( $3 == " c " ) t h e n
20 mv $UVM_FILE . . / s r c /
21 e n d i f
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I.14 UVM Template
1 / /
***************************************************************
2 / /
3 / / Author : : S h r a v a n i B a l a r a j u
4 / / Date C r e a t e d : : −−da te−−
5 / / Module name : : −−c lassname−−
6 / /
7 / /
***************************************************************
8
9
10 c l a s s −−c lassname−− e x t e n d s −−uvmobjec t−− ;
11 ‘ u v m _ c o m p o n e n t _ u t i l s (−−c lassname−−)
12
13 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 / / C l a s s v a r i a b l e s
15 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
16
17 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
18 / / A n a l y s i s p o r t s
19 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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20
21 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
22 / / Coverg roups
23 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
24
25 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
26 / / new f u n c t i o n
27 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
28 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
29 s u p e r . new ( name , p a r e n t ) ;
30
31 e n d f u n c t i o n : new
32
33 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
34 / / UVM Ph as es
35 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
36
37 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
38 s u p e r . b u i l d _ p h a s e ( phase ) ;
39
40 e n d f u n c t i o n : b u i l d _ p h a s e
41
42 t a s k r u n _ p h a s e ( uvm_phase phase ) ;
43
44 e n d t a s k : r u n _ p h a s e
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45
46
47
48 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
49 / / Tasks / F u n c t i o n s
50 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
51
52
53
54 e n d c l a s s : −−c lassname−−
Appendix II
Wavedrom Help Guide
Wavedrom is a JavaScript application that helps to describe digital timing diagrams. Table.II.1
shows a list of common notations and the result of that notation on the final waveform. The
description of the waveform is written in terms of simple combinations of the notations out-
lined in the Table. A simple example for drawing a waveform along with the syntax is given
below:
1 { " s i g n a l " : [
2
3 { " name " : "SCL" , " wave " : " 0 . 1 . 0 . " } ,
4 { " name " : "SDA" , " wave " : " x = . . . x " , d a t a : [ "DATA" , " " ] } ] ,
5
6 c o n f i g : { h s c a l e : 3 }
7
8 }
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Figure II.1: Example Waveform
Table II.1: Wavedrom Instructions and Waves
Notation Waveform
p
P
n
N
h
H
l
L
’.’
’x’
’=’
The above code gives the following resulting waveform.
